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PREFACE
 
This document is the Final Report for Contract NAS 5-21806, entitled 
Breadboard Linear Array Imager Program, The report describes the 
objectives, approach, implementation, and test results of the programs 
The objective of the program is to evaluate the performance of large scale 
integration (LSI) photodiode arrays in a linear array scan imaging system 
breadboard for application to multispectral remote sensing of the Earth's 
resources.
 
The Final Report is submitted in compliance with Deliverable Item 5a, 
Final Report of NASA Goddard Space Flight Center, Contract NAS 5-21806. 
The final report was prepared in accordance with GSFC specification 
S-Z50-P-iC, M~irch 197Z, entitled "Contractor-Prepared Monthly, Periodic, 
and Final Reports." 
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1. BACKGROUND
 
In the evolutionary development of earth observation sensors, demands on 
improving reliability and resolution are ever present. The use of a long 
array of photodetectors in the image plane of a geocentric stabilized space­
borne teles-cope used in the "pushbroorn" scanning mode offers the opportunity 
to achieve both higher reliability and finer resolution. Improved reliability 
is achieved by the elimination of complex mechanical scanning mechanisms 
using point detectors, and finer resolution is achieved by increasing the num­
ber of detectors in the image plane per picture width. 
The advent of large scale integration (ESI) CMOS (Complementary Metal 
Oxide Semiconductor) technology has allowed the inclusion of detector sam-
Ipling and commutation circuitry on the same chip as the silicon diode photo­
detectors. Heretofore, the use of conventional interconnection techniques 
made it impossible to connect the large quantity of photodetectors to subse­
quent signal processing circuitry. Thus, the application of pushbroom 
scanning using long arrays Iof photodetectors has, become a viable technique 
for future flight sensors. 
The Breadboard Linear Array Scan Imager program was begun to exploit 
this emerging technology. The goal of the program is to demonstrate through 
experimentation and testing that the technology is feasible for use in future 
high fesolution multispectral imaging sensors for earth and ocean 'survey 
applications. 
IThe term chip used in this report is the component containing 96 photode­
tectors and associated electronic circuitry (see figure 1). An array is a 
contiguous line of chips. 
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1. 1 INTRODUCTION 
Solid-state linear array photodetector technology is being put to use to 
develop electronically-scanned multispectral imaging systems. Experi­
ence has shown that assembling discrete photodetectors into a long array 
produces a complex maze of wiring to access each detector element. Thus, 
a monolithic approach has been developed which results in a single substrate 
with many detectors interconnected -withinthe chip. The detector outputs are 
multiplexed onto a few output lines minimizing the physical wiring required. 
A shift register provides time multiplexing of detectors and is within the chip 
to reduce the number of physical connections. The chip used on this pro­
gram has 96 photodetectors and on-chip signal processing provides spatial 
sequential output time sharing on four common output lines. The chip re­
quires less than two dozen external wires to be attached. Each chip is 
capable of being physically butted to provide a continuous line of photodetec­
tors of thousands of resolution elements per line. Ivultiple chip sharing of 
the data output lines is possible by serially connecting the shift registers of 
butted chips, thus reducing external processing requirements to a minimum. 
The use of this approach allows the development of solid-state imaging sys­
tems with thousands of resolution elements requiring no mechanical scanning. 
To investigate the characteristics and capabilities of fabricating solid­
state arrays, NASA/GSFC issued contract NAS 5-Z1806, entitled Breadboard 
Linear Array Imager Using LSI Solid-State Technology, in July 1972. The 
governing technical specification and statement of work is included in NASA-
GSFC document S-731-P-128, Specification for a Breadboard Linear Array 
Imager Using LSI Solid-State Technology, dated January 1972. 
The original contract includes the design, fabrication, and test of a 576­
detector element array. In late 1973, a contract change order was received 
to design, fabricate, and test an 18-chip (1728 detector) linear array which 
has been completed. In accordance with contract requirements, a test plan 
document was prepared and used as the test criteria for performance evalua­
tion. The final system test program on the 6-chip array was completed in 
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June, 1973. A similar test program was completed on an 18-chip array in 
February, 1974. 
In June of 1974, a second contract change order was received to design, 
fabricate, and test multichip hybrid package (MHP) analog processing cir­
cuits and to perform a study to determine improved techniques for mechani­
cally aligning linear photodiode detectors in long arrays. The goal of the 
MHP analog processor development was to provide a design which would 
more closely achieve detector-limited noise performance. The work per­
formed on the multichip hybrid package analog processing circuits is dis­
cu~sed in paragraph Z.4. Z. 2. The array fabrication improvement study is 
included in paragraph Z. 6. 
In January 1975, a third contract change order was received to design, 
fabricate, and evaluate the effects of a real-time offset and gain correction 
capability for a 576-element array. The goal of the program was to demon­
strate that good quality imagery can be provided with a real-time correction 
system. The work performed and analysis results are discussed in paragraph 
2.7.
 
1. 2 SUMMARY OF RESULTS 
The results of the Breadboard Linear Array Scan Program Imager Pro­
gram have conclusively shown that photodiode linear arrays can be applied to 
multispectral remote sensing of earth resources. A summary table including 
the performance objective and the actual performance achieved on the program 
is shown in table 1, Summary of Results. The table also includes a reference 
to the paragraph number or appendix that discusses the source of the per­
formance data. 
1.3 TYPICAL APPLICATIONS 
The work documented in this report shows that self-scanned 
photodiode linear arrays can be effectively applied to future spacecraft 
instruments. The generic class of instruments that are most appropriate 
for applying this technology are similar in scope to that of the familiar 
oDjC1B1LmTy OF T114 
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TABLE 1
 
SUMMARY OF RESULTS
 
Performance Objective or 
Functional Evaluation 
(Spec S-731-P-1 28 par No ) 
Noise (par 3.1) 
Spectral Response (par 3.1) 

Dynamic Range (par. 3 1) 

Calibration Problems (par. 3.1) 

Image Artifacts (par 3 1) 

Cross Talk Between Detectors (par 3 1) 

Reliability (par. 3.1) 

Temporal Characteristics 

Obtain Imagery 

Determine Array Fabrication Problems 

Performance Goals (par. 4 1) 
a, 500 elements (later changed to 1728) 
* 	 Four Spectral Bands (par. 4 2) 
* 	Radiance Conditions (par. 4.3) 
* 	SNR 1 Goal 22 (par 4.4) 
" SNR 2 Goal2(par. 44) 
MTF Along Scan and Across Scan 
Radiometric Accuracy, 5 percent of 
-figh Radiance, (par 4 6) 
Detector Geometric Linearity of I percent 
'(par. 4.7) 
Chip Alignment 
NEI (Noise Equivalent I rradiance) of 
Detector to be Less Than 1.2 pJ/m 2 
Linearity Within 2 percent of Best Fit Line 
(par. 5.6) 
Detector Requirements- (par. 5.7) 
* 	< 5 percent Element-to-Element Variation 
After Processing 
* Nb Dead Elements 
.	 End Elements tohave Response 

of > 60 percent Mean Full Scale 

Performance/Evaluation Obtained 
System level NEI (equivalent to 0.4 to 0.Spm band) = 1.4J/m 2 (seepar 2.5.1 1)
 
Typical silicon photodiode response (see par. 2.5.1 6)
 
Greater than 600.1, (see par. 2.5.141
 
Image streaking due to thermal drift in array temperature (see par 2 5 25)
 
Artifacts due to geometrical and electrical characteristics (see par. 2.5 2)
 
Not detectable (see par 2 5.1.5)
 
Detectors meet M1l-883 revel B; see Appendixes C and D for failure analyses
 
No apparent long-term (six-months) temporal problems, although aprecise assessment
 
of performance was not possible in laboratory environment (see appendix G)
 
Extensive image production and evaluation was obtained (see par 2.5.1.7)
 
Primary fabrication problem was found to be chip handling and intricacy of
 
alignment (see par.2 4.7 2 ). Corrective techniques discussed in par. 24 3.2 and
 
par. 2,6
 
.Three arrays were fabricated (two each 576 and one each 1728 detectorsarray) (me par 2 4.3 1)
 
Spectral bands were- (1) 0 50 - 0 5$ pm (2 0 62 - 0.68 im(3) 0 73 - 0 8t1 m,
 
and (4) 08- 1.1 pm See par. 2.4 1.3
 
Various radiance conditions used (see par. 2 4.1 2)
 
For 0.5 - 0.6 Am band, system SNR of 40 was achieved for low radiance, low
 
spatial frequency target (see par 2.5 T.1)
 
For 0.5-0.6 pm band, system SNR of4was achibved for row contrast, high
 
spatial frequency (see par. 2.5 1.1)
 
The detector geometry was chosen to provide equal MTF along and across track. (see figure 9)
 
HP 8330A radiometer calibration shows absolute uncertainty of better than 5 percent
 
(see Appendix I)
 
Array chips positioned to within less than I'percent of array length (separ 2.6 2)
 
Chip alignment of 1/4 resolution element was achieved (seepar. 2 6.2)
 
The mean detector noise is less than 1.2pJ/m2 (see par. 2.5 1 1)
 
Linearity measurements and detector data indicate a2 sigma variation of less than 3 percent
 
of full signal from abest fit line (see par 2 5.1.2)
 
For the signal quantization interval (approx. 30 to 50 intervals full scale signal)
 
and 2 calibration levels and-rradiance used this exceeds limit (peak error of 6 percent)
 
Chip manufacturing data provided on,30 chips used on this program indicated only
 
one bad element for all chips.
 
Most of the chips used for this'program had an end element response better than
 
60 percent of the mean response; however, limited availability of chips made this parameter
 
an impractical selection criteria
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Landsat Multispectral Scanner (MSS) and the next-generation instrument 
called Thematic Mapper. These are sensors dedicated to remote sensing 
for earth resource survey and Land use evaluation. 
The limits to the ability to resolve targets of interest for these two instru­
ments (80 m ground sample distance for the MSS and 30 m for the Thematic 
Mapper) exemplifies a fundamental difference between a mechanical scanner 
and a solid-state pushbroom instrument. That difference is that the solid­
state linear array approach is limited in its ability to resolve targets only 
by the optical system quality, while the mechanical scanner is limited by 
optics quality and the intricacies of the scanning mechanism; also, at the 
higher resolutions, by signal-to-noise ratio as compared to solid-state 
technology. 
Examples of typical applications are: 
a. To provide a solid-state instrument equivalent to the Landsat MSS 
on a small Scout-launched satellite 
b. To provide redundant solid-state multispectral scanners (SSIvISS) 
to achieve a 6 to 10 year lifetime for an operational earth resources satel­
lite 
c. To provide a large solid-state high resolution instrument for a 
Shuttle -launched earth observation satellite. 
The applications are discussed below. A tabular summary of application 
studies is included in table 2. 
1. 3. 1 Solid-State MSS for Small Scout-Launched Satellite 
The characteristics of the SSMSS are shown in table 3, and a physical 
configuration of the instrument is shown in figure 1. The 20'kg SSMSS 
instrunient of figure 1 is shown mounted to a small 120 kg Scoult-launched 
satellite. 
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TABLE 2 
SUMM4ARY OF APPLICATION STUDIES 
, 
IJIPI Point Design Study,. Westinghouse Electric Corporation 
Report under NASA Contract WAS 5-21953, 29 August 1973 
The purpose of the IIRPI Point Design Study was to 
produce a preliminary design of a high-resolution (10-meter 
GSD), off-track pointable, four-band visible, solid-state 
linear array sensor. The instrument design included a 
single f/3.0, 1.6 meter focal length telescope with a di-
chrolc and prism spectral separator. '11e telescope is 
capable of incrementally pointing crosstrack 1 360'. The 
solid-state focal plane includes four 4800-detector self-
scanned linear array' photodetectors operating in four bands 
within 0.5 to 1.1 om. The composite data rate is 90 mega-
bits per secgnd. This instrument was to be contained with-
in one-meter diameter,' 2.5 m long cylinder with a mass less 
'than 1100 kg and dissipate legs than 100 watts, 
All objectives of the study were achieved. It Was 
concluded that the design was of sufficient detail to have 
' high coofi'Jenee that a flight instrument can be' built. The 
study was completed in September of 1973. 
Illgh Ilesoltion po' able I ger (ItiPI) 
Tgtweighiting Study, Pinnil leport,W'estinghouse Electric (Corporation 
Report under NASA Contract NAS 5-2070, 15 November 197.1. 
file purpose of this study was to dotollilio tile effects 
of parametric change upon the weight and volume of1 t1e01 lli 
instrument. In this study, various approaches and dlesigh 
techniques were evolved to mlinimize tile weight 01 Lite solid­
state puslibroom lI1PI. 'T lve majOr findings le-iltedlItel 
the study. '[wo important findings relative to physical coil­
siderations were that, (1) a relaxation ill the p~recision lo 
pointing repeatability resulted il a major welilt reduCt tl," 
and (2) a nominally geocentric pointing gimballed Lelescope 
(without n pointablo mirror) is the minuimum weight colnfigu­
ration. The study developed some useful phrainetiic design 
aids which inclutde, (a) dlepeIonee Of Instrilent weight and 
volatle ol Northern latit ude irradlance requireen ts, (b) 
developmenit o0 an optlnin.atio alld usi a fJgure-of-merit 
ci SN/vohuse, (c) an aid to dotorint resolution dlerfde­
lion as a function of ofrsci pointing angie, (d) a tomplter­
ized model to predict weight of oiplical components, 11111 (w) 
.1 peliinenry cost modili 
'hostudywas completed ill November of 1974. 
Pd Support of EQS Systems Definition Study Prime Contractors 
(IRPt)o, Final Report, estinghouse Electric Corporation 
Report under NASA Contract NAS 5-20612 
Proposal for SoI id-Silate, NIS5 (,IAIE) 
We0stinghiouse E1ecotric Corporat Ion, cla tedt i I iy 1!)7l1 
0) 
0 
The purpose of this study was to provide technical 
support'to the three prime contractors performing the EQS 
Systems Definition Study. In the first phase of the con-
tract- technical assistance was provided in the general 
area of instruMent integration. In the second phase, spool-
tic technical tasks were, addressed. The tasks included: ' 
(1) development of a simplified pointing mechanism, (2) 
improved image processing techniques, (3) improved optical 
materials selection, (4) concept formulation of onboard 
processing to minimize ground display complexity, and (5) 
fabrication of a scaled mock-up of the I[PI pushbroom 
instrument, 
This ilitfdcint design study was for a solid-state lS 
(mill tispectraJ scanner). The all solid-state timstrument in­
eludes an 1/3.5, 2C cil focal length tojescope with acdichroic/ 
prisms spectral sepairator, atnd tLhe local phlane contains tour 
linear self-scanned photodetector arrays with 2,688 deteolOrs 
per array. 'rhe instrtwent wlih a composite data rate of' 14.4 
fbps operates in four bonds within the 0.5 - 1.1 fai range aund 
is designed to exceed a HERo 250 (I r higl contrast, low 
1,LI]I eeqcency Largos) at an Mrl' of (1. or a glolld 
sample distance 01' 69 tetrs. The eLstiltd maiss Ol tile ill­
strumenL is ]2.3 kg contained within a volume of 1,400 cc wite 
an average power dissipation of less thai, 37 watts. 
The study was completed in May of 1975. ' The study Was completed in May of 197'l. 
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TABLE 3
 
SSMSS INSTRUMENT PARAMETERS
 
Paramete r Value 
IFOV 86 nicroradians 
Field-of-View 100 
-Optics Aperture 6 cm 
Size Z2 x Z0 x 43 cm 
Weight 14 kg 
Power 35 W 
Data Rate 8. 1 megabits per second 
Signal-to-Noise Performance in MSS Spectral Bands. ' 
Wavelength (frm) S/N 
0.5 vrn - 0.6 rn 520 
0.6 Lrn- 0.7 m 460 
0 Lm- 440.7 0.8 [LM 
0.8 [1m - 1. 1 fLrm 500 
H'igh contrast, low spatial frequency target using a dwell time 
that is 25% of the 10 msec available for an 86 girad IFOV. 
1. 3. 2 Oerational Earth Resources Observation Satellite 
The concept shown in figure Z is for a future earth resources operational 
satellite where extremely high reliability is required (i. e. , 6 to 10 year 
life-time). The approach in this concept is to use -small and inherently more 
.reliable solid-state rnultispectral sensors (SSvSS) in a reduidant configura­
tion to attain the required operational lifetime of 6 to 10 years. 
For the benefit of candidate users of fufure solid-state linear array 
instruments such as the SSMSS, noise equivalent reflectance QNER) has been 
calculated. The curves of figure 3 are of noise equivalent reflectance 
in percent as a function of solar zenith angle for average scene -conditions in 
each of the four MSS spectral bands. 
7 
-- Telescope 19.9 cm f/3,5 
-. Ground' Baseplate 
Track 
. Sensor Assy 0.5-0.6,Lm 
Prism Spectral Separator 
i"k Sensor Assy 0.6-0.7/Mm 
Sensor Assy 0.8-1.1/lm0? 
Swath 
Pointing 7,70" 
_ ,..;. =. 10,30'" 
\ I ,... 
45 o0 ,
-5.00,, .00 10.50"----- Micro Positioner 
Sensor Assy 0.7-0.8,am 
75,0296 BC-7$ 
Figure 1. Solid-State Mutispectral Scanner on a Typical Scout-Launched Satellite 
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* Altitude-914 km 
* Swathwidth 185km 
* Four Bands (0.5-0.6, 0.6-0.7, 0.7-0.8, 0.8-1.1 pm) 
* Quantization-8 Bits 
" Data Rate-8.1 Mbps 
* Weight-15 kg 
* Power-35 W 
* Dimensions-,20 x 20 x 30 cm 74.06-c-, 
Figure 2. Redundant Sensors for Long-Life Earth Resources
 
Observation Satellite
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Figure 3. Performance of Solid-State MSS for Various Solar Angles and 
Average Scene Conditions 
1. 	 3. 3 Shuttle-Launched Earth Observation Satellite 
Another candidate application that has been studied extensively is an 
instrument for use on a shuttle-launched earth observation satellite. This 
concept and pertinent performance and physical aspects are shown in figure 
4. 
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High Resolution Pointable Imager 
* Four Bands (0.5-1.1/Lm) 
0 4800 Detectors/Band 
* Focal Length=Less than lAm 
* Focal Ratio=3.0 
* Ground Sample Distance=in the 10-20m Range 
* Off-Track Pointing -±300 
* Composite Data Rate - 90Mbps 
* Length18OcmDia eter60cm 
0 Weight.140kg 
Figure 4. Solid-State Sensor on Shuttle-Launched Large Earth 
Observation Satellite 
2. TECHNICAL REPORT
 
2. 1 PROGRAM OBJECTIVE
 
The objectives of the program as stated in the Technical Specification. are: 
a 	 To evaluate the performance of LSI photodiode arrays in a linear 
array scan imaging system. Emphasis will be placed on determin­
ing noise characteristics, calibration problems, spectral response, 
dynamic range, image artifacts, crosstalk between contiguous 
detectors, reliability, and temporal performance. 
a 	 To evaluate total system performance, especially for conditions
 
simulating ERTS scenes.
 
* 	 To provide high quality images from the camera system. 
* 	 To determine fabrication problems associated with making long
 
arrays from many short arrays.
 
2. 	 2 PERFORMANCE OBJECTIVES 
The Technical Specification contains a listing of system performance ob­
jectives which are summarized below: 
* 	 Minimum of 500 detectors per array (this was later changed to 1728 
detectors) 
* 	 Four passbands of interest are 0. 5-0. 6 pm, 0. 6-0. 7 pm, 0. 7-0. 8 
im and 0.8-1.1 tm. 
* 	 The system is to be evaluated with nominal ERTS scene conditions 
as follows: 
Scene 	Radiance 
(W/cm 2 - sr)Passband 
(;im) High Low 
0.5-0. 6 ' 	 .48 x i0- 3 1.20 x 10-4 
-	 3 - 40.4-0. 7 	 2. 00 x 10 2. 00 x 10 
0.7-0. 8 1. 76 x 10 - 3 2.80 x l0 - 4 
3 - 40.8-1. 1 	 4.60 x l0 - 6.7 x 10 
13
 
* 	 After signal processing, the system is to have a signal-to-noise ratio 
in excess of 22 for the low radiance conditions (0. 5-0.6 gm) with a 
high contrast, low spatial frequency target. 
S.For the low radiance conditions of the 0. 5-0.6 grn passband and a 
target contrast ratio of 2 to 1, the system is to have a SNR greater 
than 2 at the limiting spatial frequency. 
o 	 The modulation transfer function (MTF) (at the limiting spatial fre­
quency) in the along-scan and across-scan direction is to be approxi­
mately equal. 
* 	 After signal processing, relative radiometric measurements are to 
be accurate to 5 percent of the high radiance test conditions. 
o 	 The linear dimension geometric accuracx of the detector arrays is to 
be maintained to one percent. 
* 	 The system is to operate at room temperature. 
o 	 The bilinear staggered self-scanned LSI detector is to have a rectangu­
lar diode aperture with a cross-track to along-track dimensional 
ratio of 1. 3:1 with an effective sample distance of 15. 24 pLm. The 
mean value of noise equivalent signal (NEI) is to be 1. 2 IJ/rn2 for 
a spectral interval of 0. 4 am to 0. 8 pm for a 6000K source. 
* 	 The diode array is to have a dynamic range (in terms of input radiant 
energy from NEI) of 600:1. 
* 	 The detector response linearity defined as percent error from the 
best straight line fit to the mean response curve for the full range is 
not to exceed two percent. 
* 	 Objectives in detector variation are: (1) after processing, the element­
to-element variation for a given video output bus on a chip shall be 
less than or equal to 15 percent of the fall scale response, (2) there 
are to be no dead elements, and (3) after processing, the end element 
response is to be at least 60 percent of the mean full scale response. 
2.3 PHOTODETECTOR ARRAY CHIP 
The photodetector chip used on the breadboard linear array program is an 
array of 96 photodiodes oin 0. 6-mil centers with the associated electronics 
necessary to form-an array of light detectors for image scanning. (see figure 
5). The scene image is formed by periodically sampling each photodiode in 
the line array. The on-chip electronics furnishes the first level of preampli­
fication and the multiplexing necessary to periodically sample each sensor 
14
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and commutate the sensor outputs onto one of four output buses. The chips 
U
 
-
are fabricated using the complementary metal-oxide insulated-gate semicon-
ductor transistor technology (MOST) which is compatible with the diode 
fabrication. 
A schematic diagram of the chip is shown in figure 6. To perform the 
functions necessary of the array, a sensor, amplifier, and address and 
control circuitry are associated with each diode position in the line array. 
The photodiode, operating in the integration mode, and a reset switch form 
the sensor whose output is taken from the node between the two devices. 
The output of the sensor is connected to the gate of a single MOST whose 
drain current is the measured variable commutated to the output line. The 
address circuitry consists of a shift register stage and an AND gate to con­
trol the reset switch. 
The schematic diagram of the detector and the amplifier is shown in 
figure 7 where Q is the reset switch, Q is the amplifier, Q3 is the ampli­
fier commutating switch, and the external amplifier is the output current 
detector. 
The photodiode detector is operated in the integration mode. Initial con­
ditions for the integration mode are established when the photodiode is re­
verse biased by switching QI on. When Ql is switched off, the photodiode re­
mains reverse biased because of the charge stored on the input capacitance 
of the amplifier, the parasitic capacitance of the interconnects and the reset 
switch, and the capacitance of the diode itself. The rate with which this voltage 
will decay toward zero is proportional to the leakage of the diode, the para- 3 
sitic leakage of the node, and the light proportional reverse current of the 
photodiode. After a period t, Q is again turned on and the capacitance is U 
recharged. This mode of operation ensures that the diode is detecting during 
the entire period between reset pulses and offers an efficiency proportional 
to the ratio of the integration period to the total period from reset pulse to 
reset pulse. The measure of irradiance may be the peak recharge current, 3 
16
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Figure 7. Schematic of Photodiode Detector and Amplifier 
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the total replaced charge, or the voltage across the diode prior to reset. 
This last approach is used on the 96-detector chip. 
The detector amplifier is the single p-channel MOST, QZ shown in 
figure 7. The voltage between its gate and the output bus is the integrated 
signal which in turn determines the source current flowing through Rf (the 
measured variable). The series n-channel MOST, Q3 , between the supply 
and the amplifier enable this current to flow through the amplifier when 
addressed by a 1 during the sample period and inhibits the current when 
addressed with a 0 between samples. 
Figure 7 shows that the output bus is connected to the summing point of 
an operational amplifier which is referenced to ground. The output bus is 
thus a virtual ground with an impedance of Rf/Av. This being the case, 
many amplifiers may be multiplexed onto this line without channel interaction. 
Thus, a substantial reduction in the number of output leads is made possible. 
The scene energy is converted into small analog signals and thus is available 
for further processing. 
2. 4 PROGRAM IMPLEMENTATION 
The principal objective of the subject program is to evaluate the perform­
ance of large scale integration (LSI)photodiode arrays in a linear array scan 
imaging breadboard. To perform this evaluation required the construction 
of a test tool capable of performing appropriate quantitative tests. The in­
tegrated test tool and evaluation program consists of the breadboard imager, 
computer software programs for image data processing, and display soft­
ware. An overall block diagram of the entire process of image generation, 
detection, signal processing, data processing, and display is shown in 
figure 8. 
This program required the design and fabrication of a test bench, 
the design and fabrication of detector arrays, the preparation of com­
puter software programs, and the conduct of a test and evaluation program. 
18
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The following sections of this report describe the details of program imple­
mentation. The report includes an evaluation of test results. 
2. 	4. 1 Test Bench 
The test setup for the Breadboard Linear Array Program consists of the 
array, optics, and scene simulator mounted on an optical bench. Analog 
processing circuitry is situated close to the array and the analog-to-digital 
conversion and digital processing and timing are remotely located. A sep­
arate console contains the digital data tape recorder and its associated pro­
cessing circuitry. The composite test bench and data recording system are 
shown in figure 9. The optical bench is shown in figure 10. 
The test setup allows testing of a six-chip (576 element) array and an 
18-chip (1728 element) array. Since every effort was made to minimize the 
processor changes to meet these two operating conditions, only a few changes 
were made to accommodate these conditions and are noted in the technical 
discussion. 
2. 	4. 1. 1 Scene Simulation 
The simulated scene is a 2-inch by 2-inch transparency mounted on a 
positioning table to form a moving target scene simulator. The table is 
moved across-scan (along-track motion) and scene motion is provided by a 
0. 1-inch lead ball screw driven by a precision stepping motor. The motor 
drive is synchronous with the array scan, allowing at least one full integra­
tion period to occur while the scene is stopped. It is this line of data which 
is processed. Each step is a fraction of a resolution element. Because of 
a magnification difference required for the 576-detector and 1728-detector 
arrays, different motor steps are required per resolution element motion of 
the scene. Positional accuracy is better than 2. 5 percent of a resolution 
element per scan line and 15 percent maximum per scene due to a nonaccunu­
lative 5 percent of motor step contributed by the motor and a 0. 0005 in/ft 
for the lead screw. These accuracies prevent scene distortions due to the 
scene simulator but use standard quality components. 
Preceding page blank 
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Figure 9. Test Bench and Data Recording System 
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*9Figure 10. Optical Bench Showing Light Source, Scene Translator, Filter Wheels, 
Linear Detector Array and Mount, and Analog Processing Electronics 
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2.4. 1. 2 Radiant Source 
The radiant source is a 10-inch diameter hemisphere with a high 3 
reflectance white interior. A 150 watt dc tungsten (3300K) bulb is located 
at 	the radius center and two apertures are cut in the flat surface cover. 3 
These apertures are: (1) a slit to back-irradiate the scene transparency, 
and (2) a circle to allow direct radiance measurement. The aperture areas 
are approximately equal, thereby minimizing the radiance measurement 
error. A Hewlett-Packard Radiant Flux Meter and Detector (Model 8330A/ 3 
8334A) with an Infrasil window and thermopile detector are used for radiance 
monitoring. Levels are controlled by adjusting the dc lamp power supply. I 
This source with the radiometer provides the capability for the specified 
radiance levels and the 5 percent of the full-scale measurement range. See 
Appendix I for the radiometer calibration results. 
2. 4. 1. 3 Spectral Separation 3 
Spectral separation is achieved with thin film filters. Three bandpass 
filters centered at 0. 55, 0.65, and 0. 75 microns with 0.08-micron width 3 
are used. A long pass filter with a short wavelength cutoff at 0. 8 micron 
provides the near IR band. The filters have a peak transmission greater 3 
than 60 percent. Characteristics of the filters are shown in figure 11. Al­
though these "off the shelf" filters did not meet the 70 percent peak trans­
mission of the original specification, they were chosen with NASA concurrence 
as fullfilling the intent of the program. 
2. 	4. 1. 4 Detector Array Mount 
The detector array is mounted in a micropositioning mount (see figure 12). 3 
It is adjustable along each axis and can be rotated about the optical axis and 
about the axis orthogonal to both the array and optical axis. This allows U 
enough freedom to align the array relative to the scene and to finely adjust 
the focus. Either the 576- or 1728-detector array can be used in the micro­
positioner. This capability was required to overcome the coarse focus 
capability of commercial optics. 3 
24 I 
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Figure 12. Detector Array in Micropositioning Mount 
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2. 4. 1. 5 Optics 
High quality commercial photographic lenses are used fo the optical 
system. A 55 mm, f/3.5 lens optimized at 610 mm (Zfeet) is used for the 
576-detector array. The 1728-detector array uses a Nikon 150 mm, f/5. 6 
El-Nikkor enlarger lens. Optical distances and magnification were arranged 
to allow an integral number of motor steps per IFOV. For the 576-detector 
array, the object to image distance is 434 mm with a magnification of 0. 172. 
The 1728-detector array has an object to image distance of 642 mm and a 
magnification of 0. 600. 
A squarewave MTF measurement was made using the 150 mm lens set at 
f/8. The measurement was made using the breadboard's spectral filters. 
The optical distances were made equivalent to the breadboard with a silicon 
detector used in the image plane to measure the response. The results of 
these squarewave MTF measurements for the 150 mm lens are shown in 
figures 13 through 16. 
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Figure 16. Lens MTF Squarewave Response I Ism = X 
These figures include the calculated squarewave response for X/4 and X/2 
z 
OPD (optical path difference) third order spherical aberation. An f/number 
of 12. 8 is used for the calculation. The f/1Z. 8 is the effective f-number 
calculated for the image distance of the breadboard. 
The photographic lenses used in the breadboard although of high com­
mercial quality were not diffraction limited, therefore contributed to a re­
duction of system MTF. The lenses, however, were of sufficient quality to 
produce high 4uality imagery, a primary program objective. 
2. 	 4. 2 Electronic Processing and Timing 
The following sections describe the analog processing and timing circuits 
required to process the photodiode video data. It is important to note that 
the analog processor demonstrated an ability to meet program requirements. 
The timing circuits performed all functions satisfactorily and were flexible 
enough to permit the operation of tkvo different size arrays (576 elements and 
1728 elements). 
2. 	4. 2. 1 Analog Signal Processiig 
The analog processor accepts the detector array output, derives the video 
signal, amplifies the signal, then stores it for A/D conversion. Figure 17 
is a simplified schematic of the circuit configuration. Early in the program, 
discrete, hardwired components were used in the analog processor. A later 
phase modified the processor to a multichip hybrid package (MHP). The 
conversion from the discrete component analog processor to the multichip 
hybrid package is discussed in paragraph 2. 4. 2. 2. 
There are several constraints on the performance of the first analog 
processor amplifier. This amplifier must provide as much gain as possible 
to minimize thelatter stage gain, butnotexceedits dynamic range with detector 
chipbias current differences. The frequency response (and slew rate) must be 
wide enough to allow sufficient video sample time and small error even after 
ZSmith, Warren J., Modern Optical Engineering, McGraw-Hill Book
 
Company, page 3ZZ.
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Figure 17.' Simplified Signal Processing Schematic 
chip transitions, but preferably narrow enough to keep the noise bandwidth 
low and therefore, a low noise amplifier is required. In the breadboard, a 
Westinghouse type WA 1006 operational amplifier is used. Since the WA 1006 
must operate on low power supply voltages, such as +5 and -2, the available 
dynamic range is limited. The bias current variations in the group of chips 
used in the array was in the range of 300 to 400 p-A. With a 4-volt maximum 
output range, the feedback resistor was limited to l0k.Q. An input resistor 
was selected to provide the nominal bias current for each of the four buses. 
This typical resistorwas ZkQ. The amplifier bandwidth is approximately 800 
kHz and voltage gain is 5, giving a Johnson noise at the amplifier output of 
approximately 25 p-V rms. A measurement of a typical amplifier output indi­
cated that a factor of 3 increase in noise is likely due to the amplifier. This 
gives a total processor-only noise of 75 LV i-ms at the first amplifier output. 
The gain from the first amplifier output to the analog channel output is 210. 
Additions to noise beyond the first amplifier are considered negligible since 
the first stage noise gain is greater than five. The RSS (root-sum-square) 
for noise contribution at the second stage (assuming a noise equal to the first 
stage input) increases the total noise by 2 percent. The impedance of the 
second stage is lower than the input and thus contributes even less noise. 
A computer processed noise run (see Appendix B) using the MEP ampli­
fiers indicated that the average noise is 0. 566 counts (see table 4). This is 
equivalent to 100 LV at the first amplifier output or an NEI of 0. 39 pjoule/ 
m 2 in the 0.5 to 0.6-gn spectral band. Three buses (A, B, D) show 0.32 
gjoule!m2 noise and one bus (C) indicates a 0. 48 fijoule/m 2 equivalent noise. 
The analog-to-digital quantization uncertainty is 0. 2 pjoules/m 2 (see table 5)3 
in the 0. 5 to 0. 6 pLm band. The quantization uncertainty is the quantization 
interval/J/ 2 . 
3Schwartz, M., "Information Transmission Modulation and Noise,
 
McGraw-Hill, page 329.
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144 RMS NOISE SAMPLES FOR EACH OF FOUR MI-IP ANALOG PROCESSORS
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The array output is a current which includes the video information and a 
large bias level (see figure 18). The image information is the amplitude 
difference between the pre-reset (video) and post-reset (reference) current. 
This difference current is 20 gA or less, assuming a peak irradiance of 
0. 5 W/m 2 and a 1. 5-msec integration period. The bias current is 1 mA or 
less and varies from chip to chip. Without chip selection, the chip-to-chip 
bias variation could be several orders of magnitude greater than the video 
signal level. 
The first amplifier provides a dual function of current to voltage conver­
sion and removal of the average bias level. 
The pre- and post-reset differencing to extract the video is performed by 
a "keyed-clarnp" circuit. A capacitor is charged to the pre-reset level by 
clamping one side to ground at the pre-reset time interval. At all other 
times, the clamp is opened. The clamp circuit output is the instantaneous 
first amplifier output less the stored value on the capacitor. 
A series switch is included in this same area to open circuit the system 
during the reset period to prevent amplifier saturation. The combination 
series and clamp switches provide the charging impedance for the subtraction 
capacitor. It should be noted that this bandwidth essentially matches that of 
the first amplifier (800 kHz). 
Selection of the time constant for the keyed clamp circuit involves the 
tradeoff of noise and offset. The circuit must have the speed to remove an 
offset that is much greater than the signal, but slow enough so as not to store 
noise pulses. The bias current changes between chips is nominally 10 times 
the 0. 55-jim band, low level, full scale signal. In order to keep the coupled 
offset during chip to chip transitions below 1 percent of the full scale, a time 
constant of less than 1/7 of the pre-reset gate width is required. A factor 
of 1/10 was used, giving a coupling of 0. 05 percent (0. 5 to 1 percent of the 
signal full scale). 
36
 
1.02 
1.04 ­
1.03 ­
u< 
1.01 "4 
a- CHIP 
1 0 TRANSITION 
-I] 
.99 
DETECTOR
 
RESETOUTPUT 

i 0.98 
C­
- 0.97 
0.96 
0.95 
0.34 
SIGNAL PLUS ITIAL 
0.01 INII IAL CONDJITION CONDITION 
0 -I I I 1I 
0.225 0.230 0.235 0240 0.245 0.250 0.255 
TIME (MILLISECONDS) 
Figure 18. Array Signal Current (Waveform Representation) 
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The second amplifier provides gain and a buffer between the keyed clamp 
subtractor capacitor and the sample-hold circuit and has a gain of 21 switch­
able to a gain of 3. There is no external bandwidth limiting added to this 
amplifier. It is desirable to have the amplifier recover from degraded ele­
ments or high offsets as rapidly as possible. The internal amplifier response 
gives a closed loop bandwidth near 800 kHz. 
The sample-hold circuit samples the second amplifier output during the 
post-reset video period and holds it until the next element is sampled. A 
time constant to sample time ratio of 1/5 is used to keep signal cross­
coupling below 1 percent. 
The final amplifier provides a buffer and line driver. A National Semi­
conductor LHOO03 is used with a gain of 10. This provides the 10-volt capa­
bility required for the A/D converters and causes a droop less than i/2 an 
LSB (least significant bit) over the 10-pLsec holding period. 
A 4- ±sec per conversion A/D converter is used for each channel. At the 
end of each element conversion, the data is stored in an 8-bit holding 
register. The data is multiplexed and sent to the recording encoder on eight 
lines in the correct pixel sequence. Aclocksignalis sentwith each data word. 
2.4.,Z. 2 Analog Processor Conversion to Multichip Hybrid Package (MHP) 
A change order to the contract'provided for the conversion of the analog 
process electrical schematic (see figure 19) into a microminiature module. 
The MHP was expected to give more nearly detector-limited performance. 
The design procedure is shown below. The I" x 2" package was chosen be­
cause it meets both the requirements of small size and ease in manufacture. 
The layout takes into consideration the output lines and the minimization of 
interconnection lead lengths between amplifier' stages and the use of.power 
line bypassing in several places to ensure decoupling. 
Electrial Perform Manufacture Perform Electrial
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The layout is in three layers. The first layer is the main conductor layer 
where 85 percent of all necessary interconnections are made. The second 
layjer is a dielectric which provides insulation between conductor layers as 
well as providiig an .insulation over which a wirebond passes. - The third 
layer is thb second conductor layer; this layer serves to interconnect the 
lines on the first conductor layer. 
The layout, after it was checked for accuracy, was next converted into 
artwork necessary for the manufacture of the substrate. Each layer was 
screened, then fired onto the substrate and visually examined. After the 
third layer was screened and fired, the substrate was again visually examined 
and electrically checked, thus assuring a quality substrate. The amplifier 
substrate consists of two thick film-deposited conductive layers with one di­
electric layer and is inspected. The components which already have been 
visually examined are mounted in their respective places using nonconductive 
adhesives. After curing, the components are wirebonded using gold thermo­
compression ball bonding techniques. This assures a reliable connection 
between component and conductor. 
The finished analog processor is shown in figure 20. 
2. 4. 2. 3 Timing and Control 
All timing and control functions, Iexcept for recorder encoding and control, 
are provided by the main timing circuitry. Figure 21 is the system timing 
diagram. A 3. 6-MHz clock is divided to provide the 400-kHz data rate clock. 
A -preset counter counts to 576 (96 times 6) at the 400-kHz rate to provide an 
end-of-line signal to enable synchronizing at the line scanning rate. A shift 
register provides O..28-psecthe basic timing interval over a 10-Msec period. 
All analog gates, A/D control, holding register load, and array clocks are 
determined by decoding the proper interval from the shift register. 
The maximum rate at which the digital data tape recorder can accept data 
is significantly less than the detector array can produce. Therefore, the 
record rate is designed to accept only one of sixteen scan lines. The scan 
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U 
line that is recorded represents one contiguous IFOV of the scene. During 
the interval between recorded data lines, the scene is translated and stopped 
prior to recording. The timing and logic is arranged to provide the correctUnumber of motor steps (Z motor steps for the 18-chip array and 7 for the
 
6-chip array) to accommodate the different field-of-views required for the
 
6-chip and 18-chip arrays.
 
The clock signals used to control the timing of the analog processor andUarray use open collector TTL to increase the voltage limits. This IZV signal 
is ac-coupled for the negative voltage biased array and the bipolar analog 
gates. A CMOS CD4041 driver interfaces between the TTL and array inputs. 
CMOS CD4041 drivers also interface with the CD4016 analog switches in the 
processor.
H.4.3 Detector Array Design and Fabrication 
A major objective of the breadboard program was to determine the feasi­
bility of fabricating long detector arrays for possible use on future earth 
observation sensors. This section discusses the fabrication of detector 
arrays and both achievements and problem areas are identified. 
2.4. 3. 1 Fabrication Techniques 
An early program decision was to select a design which would allow re­
placement of individual chips. This was of particular importance with the 
limited number of chips available. During the program, several chips were 
successfully replaced. 
The selected approach shown in figure 22 uses the "chip carrier" concept 
and the use of multi-level substrate interconnections. Each detector is 
cemented to a precisely machined chip carrier. The carriers are assembled 
on a baseplate with each aligned such that the chips form a contiguous line of 
detector elements. An appendage on the carriers extends beyond the chip 
edges, on alternating sides, providing a surface with up to twice the chip 
width for baseplate mounting. Figure 23 shows the assembled 6-chip array 
with this carrier arrangement. It is well to remember that one chip contains 
96 detectors; therefore, six chips is equal to 576 detectors. 
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Figure 23. 6-Chip Array (576 Detectors) 
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The chips are cemented to the carriers with an epoxy cement double-sided 
film. The film cement eliminated possible metering problems associated with 
liquids. This also eased the handling and prevented seepage onto the chip 
surface. Curing is performed at 1500 C and a jig is used to align the chip on 
the carrier during the cement curing period. 
The chip alignment was performed by manipulating the baseplate mounted 
carriers while viewing the detector elements through a microscope. A custom 
fixture was used to elevate the array during alignment to allow access to the 
screws on the bottom surface. The chip carrier mounting screws could, 
therefore, be tightened while observing the chip alignment to detect move- U 
ment of the carrier. 'A measuring stage was used with the microscope pro­
viding a means of measuring the final alignment accuracy. Using this meas- I 
uring capability, all chips were assembled relative to a datum to prevent 
error accumulation. It is important to note that with this technique errors I 
in the along scan direction are not accumulated. However, positional error 
can occur from one chip to an immediate neighbor chip. A measurement I 
made on the 18-chip array indicated a maximum error of 0. 15 nil (3. 8 pmn) 
between adjacent chips. I 
With the use of a measuring microscope, an imaginary reference line 
(best fit) was developed which minimized the maximum detector lateral I 
excursion from the reference line. For the 6-chip array, the maximum 
lateral excursion was 0. 2 mnil (5. 1 jim) and for the 18-chip array, the maxi­
mum lateral excursion was 0. 3 mil (7. 5 in). U 
The errors in detector lateral excursion in the across-scan direction and 
positional error between adjacent chips in the along-scan direction are within I 
the specification requirement of 1 percent of the array linear dimension. 
For interconnecting the chips electrically, a substrate of synthetic I 
sapphire was used on which gold conductor patterns had been deposited. 
This also provided the connection to the array package interface leads. All I 
interconnect wires within the array package were gold and ultrasonically 
bonded. Rework of the gold-to-gold bonds was made many times with 
46 I 
excellent results. The gold-aluminum (chip pads) bonds were reworked, but 
the number of times an aluminum pad could be used with a good bond was less 
than three.IThe array package was assembled in a standard 1 inch by 1 inch micro­
electronic package. This package was attached to an adapter ring for assem-Ibly into the micropositioner. A filter board was connected to the rear surface 
of the adapter ring and wires run through the adapter and filter for connect­
ing the array to the signal processing and power supplies. 
Photographs of the 576 detector (6-chip), the 1728 detector (18-chip) and 
the fully assembled 18-chip array are shown in figures 23, Z4, and 25. 
From an observation of the photographs, it is readily seen that a major 
objective of the breadboard program was achieved. Thus it is fully demon-E strated that the fabrication of long arrays is totally feasible. Achieving this 
objective was not devoid of problem areas, however. Some of the problem 
areas encountered during the array fabrication phase are discussed in the 
following paragraphs. 
2. 	4. 3. 2 Fabrication Problem Areas 
Throughout the fabrication and test phases, both accomplishments were 
made and problem areas became apparent. Those problems which could 
readily be resolved were improved with the later 18-chip array fabrication. 
This section discusses the problem areas and possible solutions. 
Many of the early chip failures were similar, occurring after several 
hours of operation. One of these damaged chips was sent to NASA-GSFC for 
failure analysis (see Appendix C, Failure Report SN-2979). The conclusion 
3 was that the chip had a probable electrical overstress although some manu­
facturing scrapes could have been contributing factors.3 Later inthe program, there was a long period during which no failures 
occurred until some electrical modifications were performed. The coinci­
dence of electrical circuit modifications and the occurrence of array failure 
may have been due to the use of an ungrounded soldering iron. The extremely 
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Figure 24. 18-Chip Array (1728 Detectors) 
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Figure 25. Fully Assembled 1728-Detector Focal Plane Array 
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high impedance of the MOSFET devices make them very susceptible to static 
charge damage. For the 18-chip assembly, special care was used to do all 
wiring with a grounded soldering iron thus preventing failure due to static 
charge effects. Also, the power lines are decoupled with large capacitors, 
zener diodes, and resistors to remove the possibility of power line transient 
damage to the array. The data buses were decoupled by the first amplifier 
resistances and the MOSFET gates are protected on the chips with zener 
diodes. No failure occurred during an operating period of many months with 
the 18-chip array, indicating that the electrical induced problems were 
resolved.
 
Probably the most critical problem area is the chip sensitivity to handling. 
The chip is very brittle, making the chips very susceptible to nicks and 
cracks from pressure or edge contact. Pressure on the front surface can 
cause breakdown of the thin dielectric between conductors. These are the 
most probable causes of the majority of chip failures seen during the array 
fabrication. Many of the visible damage problems are caused during the 
array assembly and alignment. The cause of problems during this phase is 
the awkwardness of handling the small chips while performing the required 
assembly procedure. Particularly during alignment and tightening, it is 
necessary to manipulate the chips which are now mounted to their carriers 
while viewing the procedure through a microscope. The microscope objec­
tive depth of field is so limited that it allows only one surface to be visible. 
Beyond the focal plane, small spurs or debris on the chip edges can come in 
contact with an adjacent chip causing a piece to be broken off. It must be 
remembered that the chip-to-chip nominal spacing between edges is 7. 6 4m 
(0. 3 ril). In addition, the staggered geometry has interlocking edges which 
also interfere with the alignment (see figure 26). As the chip carrier screws 
are tightened, these edges can be overlapped (confused by the out-of-focus 
condition) and the chip broken or cracked. 
The 6-chip array carriers were mounted to the top surface of the base­
plate, with the sapphire substrate sandwiching the chip carriers between it 
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Figure 26. Bilinear Design (Detector and Edge Element Geometry) 
and the baseplate. This technique provided the chip replaceability but re­
quired removal of all chip wirebonds for a single chip change. Because of 
the gold-to-aluminum bonds on the chips, a maximum of three reworks were 
possible, but each rework had a good possibility of completely destroying a 
good chip bonding pad so that it also had to be replaced. This was an ob­
vious limitation to the fabrication technique requiring improvement. 
A modification to the mounting technique was incorporated into the 18-chip 
array., The chip carriers were modified to allow mounting to the bottom of 
the baseplate. This technique allows removal of individual chips without 
disturbing other chips of the array. Several chips were replaced in this 
array showing the great advantage of this technique. 
A more subtle problem, because of the lack of visible damage, is the 
dielectric breakthrough. This can be caused by any front surface contact 
with even relatively small amounts of pressure. Most of the 18-chip failures, 
not attributed to nicks and cracks during the assembly phase, have been traced 
to front surface contact (see the Failure Analysis Report in Appendix D). 
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A basic requirement of the breadboard program is to develop a totally 
contiguous array of photodetectors, i.e., no gaps between end-element 
detectors. The use of biline'ar staggered detector geometry shown in figure 
2Z meets this requirement. But, as was stated in a previous paragraph, the 
physical interlocking of the chip edges is an extremely tedious, but feasible, 
mechanical assembly operation. 
2.4.4 'Computer Processing 
The photodiode linear array detectors exhibit differences in signal offset 
and gain. Data from the priogram has shown that on a per bus basis, a 
majority (-- 80 percent) of the elements vary from each other by less than 
15 percent of full scale. There is a finite number of elements with much 
larger offsets. Dynamic range and gain variations are relatively closely 
matched for all working elements. From this, it is seen that radiometric 
correction is the prime driving function in computer processing. 
These characteristics (signal offset and gain) obscure the real information 
content of the raw data and therefore require removal prior to data evalua­
tion. With the discrete element configuration, the linear array is ideally 
suited for computer processing of its data.. The computer, therefore, was an 
important tool used during the breadboard linear array test phase. 
The computer has two primary functions in this program: reordering of 
the staggered geometry and normalizing the data. During the data manipula­
tion, other capabilities of the computer were also used for image cosmetics 
and data analysis. Although the listing (Appendix E) is lengthy, the-actual 
function is not complex as can be seen in the simplified flow diagram of 
figure 27. The following paragraphs provide a more informative description 
of the computer functions. 
Initially the data tape was formatted for 6-chip data. Rather than modify 
the hardware, when the 18-chip array was fabricated, the same 6-chip for­
mat was used. To process the data from the 18-chip array, three runs were 
made with each of three 6-chip segments. The software was modified to read 
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1728 lines of 576 elements each and -then repeat the 6-chip process for each 
segment. The simple tape (calibration and scene data) format for the 6-chip 
array was changed to a two tape (one for calibration and one for scene data) 
format to handle the increased data requirement of the 18-chip array. The 
Appendix E program listing and the flow chart is for the 18-chip format. 
The first information entered into the computer is the calibration data. 
These are array outputs for each element at five predetermined radiance 
levels. Five hundred seventy-six (576) samples are ran for each element 
at each level. The computer averages these samples and stores the results 
for use in normalizing the picture data. While reading the tape data, the 
computer also smooths inoperative elements by averaging between the two 
adjacent elements to compensate for the missing data. 
The next step is for the computer to read and store the image data. During 
the reading of this data, the inoperative elements are also removed by ad­
jacent element averaging. Two 576 element data lines are read into the cor­
puter per tape access. The even numbered elements are stored for one tape 
access interval and then placed into the storage array with the data from the 
odd numbered elements read during the next interval forming a 576 element 
line. This removes the two pixel displacement (across scan) inherentin the stag­
geredphotodiode array. The elemental data values are compared to the calibration 
data and, by interpolation between the nearest higher and lower calibration 
values, normalized to a range of 0 to 255. One thousand, seven hundred 
twenty eight (1, 728) lines of normalized data from each 6-chip section are 
accumulated in a drum storage area until the scene data from all three sec­
tions hav-e been read. 
The final step of a scene data process is to retrieve the data from the drum, 
taking a line from each 6-chip section, to form a single 1728 element data 
line. Values equivalent to each of the five calibration levels are added to the 
data lines (one level for each of 376 lines). This data is recorded on a mag­
netic tape for playback on a film recofder. 
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Another benefit obtained from the computer usage was the obtaining of 
noise calculations. The same scene software was used except the scene pro­
cessing was removed and an rms routine inserted. The rms deviation from 
the average level was calculated using 557 samples. This rms value was 
normalized to the 0 to 255 range for easy comparison to the signal levels. 
An rms value was then printed for each of the 1728 elements. 
The computer was also used to obtain a comparison of temperature data. 
This was a simple plotting routine using the peripheral plotter. Room tem­
perature and 00 C plots were made of the dark level for the 6-chip array. 
The effects of temperature become readily apparent with the plotted data as 
shown in Appendix F. 
2.5 	 TEST PROGRAM 
A comprehensive test program was performed on the Breadboard Linear 
Array Imager. Prior to performing the test program, a test plan, entitled 
Test Plan for Breadboard Linear Array Imager, Specification No. 21806-1, 
was prepared. This plan enumerated performance parameters tobe evaluated. 
Z. 5. 1 Test Results 
Test results are discussed in the following paragraphs. Each significant 
test parameter as identified in the test plan and technical specification is 
discussed as an individual performance item. 
2.5. 1. 1 Noise 
The noise contributors to the breadboard imaging system are from the 
detector, analog processor, and quantization. The detector noise was from 
1. 	0 to 1. 3 p.3/rn based on measured manufacturing data in a 0.4 to 0.' 8 -/Lm 
bandwidth with a 6000K source. A detector noise (NEI) distribution histogram 
of a typical 96-element chip is shown in figure 28. The MHP analog processor 
noise was measured at 0. 39 uj/m Z and the quantization noise was calculated 
2 
to be 0. 2J/1m I. 
The breadboard system radiance band used for the noise measurements is 
centered at 0. 54 pum with an 0. 0 82 -prn width with a source of approximately 
3000 K. Although the measured manufacturing detector noise spectral 
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Figure Z8. Detector NEI Histogram For A Typical 96-Element Chip 
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bandwidth is not the same as that of the breadboard, the product of the 
average detector response and integrated irradiance produces an error of 
less than 5 percent between the two measurements. 
For tests on the breadboard, the two measurements (wide band and 0.5 ­
0.6 pm narrow band) are considered to be equivalent. Taking the rms noise 
of each component of the system, detector, processor, and quantization noise, 
a total noise is calculated to be between 1. 1 and 1.4 p5/rn2 . A typical cal­
culation of system noise (RSS) is: 
System noise = (detector noise) + (analog processor noise) 2 +
 
2

wher 	 (quantization noise) 
whe re 	 % 
4 e detector noise 	 = 1.3 }Jj/m ­
=
* analog processor noise 	 0.39 1J5/rn
2 
2
* quantization noise = 0. 2 FIJ/m 
and, 
System noise = (I. 3) 2 + (0.39)2 + (0. 2) Z 
m"2 1.4 
3/rmzThe noise measurement on the 6-chip array yielded a noise of 1. 9 
(see table 6). To improve this condition, a processor change was made to 
correct a cross-coupling problem. The 18-chip array noise was then obtained 
yielding the maximum expected 1. 4 pi/m2 (see table 7). 
The use of the MHP analog processor was expected to result in lower 
system noise. As seen above, the analog processor contributes less than 
10 percent of the total system noise. For example, a 50 percent reduction 
in the MHP noise results in a reduction of 3 percent in system noise. The 
replacement of several detector chips in the 18-chip array coupled with the 
uncertainty in making precision analog measurements have obscured the 
effects of lower MHP noise. Therefore, the quantitative performance of the 
MHP has not been established. Actually, the test results of table 8 showed an 
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increase of 0. 1 p.5/rn up to 1. 5 J/rn. It is concluded that this increase 
is not due to the MH1 but to the use of replacement detectors with higher NEI. 
Figure 29 is a histogram showing the system NEI distribution of approxi­
zmately 576 detectors. The noise is plotted in terms of J/m in the 0. 5 to 
0.6 pm band. 
In summary, noise equivalent irradiance (NEI) of 1. 4 AJ/m Z has been 
achieved. With this NEI, signal-to-noise in excess of 200 is obtained from 
typical ERTS scenes, i.e., scene radiance of 10 W/m 2 - sr in the 0. 5 ­
0. 6 gm band with an f/4. 7 optical system. 
At the specified radiance of 1. 2 W/m 2 - sr (0.5 - 0.6 gm band), and with 
the f/4. 7 lens setting and an NEI of 1. 4 pzj/m 2 , a SNR in excess of 40 is 
achieved. The SNR of 40 significantly exceeds the program goal of 22. 
For the specified condition using a target with a radiance ratio of 2:1 at 
the limiting frequency and an NEI of 1.4 IJ/m 2 , the low contrast SNR is 
calculated to be 4. This exceeds the program goal of 2 for the same condi­
tions. 
2.5. 1. 2 Linearity 
Linearity measurements were made by making three independent runs with 
different irradiance levels. The upper level of each lower range was adjusted 
to be close to the low-level of the adjacent higher range and one amplifier 
gain change was made. Irradiance attenuation was produced by adjusting the 
aperture within a range and using the detector and radiometer between ranges. 
Since discontinuities are unlikely, errors between ranges were removed to 
make a smooth transition. The high radiance level outputs were increased 
by 7 to account for the gain change. Noise was removed by averaging 500 
samples of each element. The full dynamic range covered is. nominally 700:1. 
The data indicated that the vast majority of the elements fall within 2 per­
cent (full scale) of a best fit straight line. Only a few elements deviated. 
from a straight line by not more than 3 percent. 
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Figure Z9. System NEI Histogram for 576 Detectors 
62 
Chip manufacturing data (see Appendix H) indicates that a 2 to 3 percent 
deviation from a straight line can be expected. With careful design, the 
signal processing electronics will not add further nonlinearity. 
Z. 5. 1. 3 Modulation Transfer Function (MTF) 
The system modulation transfer function (MTF) for the breadboard system 
consists of the lens IViTF, detector window function, image motion, temporal 
response of electronics, phase of image, and a Fourier coefficient factor for 
the squarewave targets used in the measurements. For the breadboard, a 
stationary scene is used and, therefore, image motion is not a factor. The 
electrical bandwidth (800 kHz) of signal processing electronics is very much 
greater than the array output frequency for a target period equal or less than 
the pixel spacing (0. 6 mil), and therefore there is no temporal component. 
Phasing has also been removed by adjusting for maximum and minimum out­
puts. The detector window MTF component is rectangular, having a sine 
(X)/X transfer function. The argument X is vr times (detector window dimen­
sion) times (target spatial frequency). The lens factor was taken from Smith
4 
with aberration indicated from the lens measured data. 
The specification requires that the system MTF in the along-scan and 
across -scan direction to be approximately equal. Tests were performed to 
determine the extent to which this requirement was met. The experimental 
MTFinthe across-scan and along-scan directions for the 6-chip and 18-chip 
arrays are shown in figures 30 and 31. It is seen from the figures that the 
MTF's are nearly the same. The effect of optics MTF can be clearly seen 
by observing the ideal detector response curve. 
It is concluded from this experimental data that the specification of equal 
MTF in the along-scan and across-scan directions has been met. 
4 Smith, Warren J., page 322. 
63 
1.0 
0.9 _ '"-. " IDEAL DETECTO R _' ,o.-" 
< 
0.99 
0.7 
0.6 
0.1 
0.5 
OA 
_" 
0'0.1 
0. 
0 2 4 6 8 10 12 14 18 18 
SPATIAL FREQUENCY 
20 22 
(CYCLES/MM) 
24 26 28 30 
75-0298-VA-68 
32 
Figure 30. Squarewave MTF With Optics For 6-Chip Array 
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Figure3l Squarewave MTF With Optics For 18-Chip Array 
2. 5. 1. 4 Dynamic Range 
A performance goal of the breadboard is to demonstrate that the detector 
array is to have a dynamic range (in terms of input radiant energy relative 
to NEI) in excess of 600-to-i. Test results indicate that this goal was 
achieved. 
Measurements of dynamic range were complicated by different bandwidths 
of the HP 8330 radiometer and detector, and the finite maximum energy out­
put of the light source. For these conditions, a special procedure was de­
veloped to obtain dynamic range. The dynamic range of the detectors ismeas 
ured by a procedure starting at low radiance and increasing to saturation. 
The procedure is to set the reference radiance to 0.7 to 0. 8 Am with the use 
of bandpass spectral filter. This level is measured with an HP 8330 radio­
meter and the voltage level of a detector element output is also measured. 
For this test, the source clear aperture is more than 2 orders of magnitude 
greater than the detector element FOV. The spectral filter is then removed 
and the irradiance at the detector reduced with neutral density filters and the 
lens aperture until the original detector voltage is obtained. By removing 
the neutral density filters and changing the aperture settings the radiant 
energy to the detector is increased until saturation (no voltage change) is 
observed at the detectbr output. The neutral density and aperture changes 
required to achieve saturation provide a scale factor to be applied to the 
original radiometer reading. 
Z.5.1.5 Cross-Talk 
Observation of the 6-chip MTF data reveals that cross -talk between ad­
jacent detectors is not a significant factor in system performance. If cross­
talk were present, it would be most predominant in the long wavelength (0. 8­
to 1. 1-pzn) band due to increased photon penetration at the high wavelength. 
Tests show the measured data higher, by 14 percent, along-scan, and 40 
percent, across-scan, than the calculated value. A further examination of 
the measurement uncertainties involved show that the lens spectral 
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characteristics can cause a 25 percent variation in MTF (aMTF between 
A = 0.8 and 1. 0 m). A 10 percent uncertainty in detector aperture dimension 
produces an 18 percent uncertainty in MTF. System noise is also a contri­
butor by making high spatial frequency MTF measurements less precise. 
From the measured results and the known uncertainties, it can be seen that 
the 1 percent or less expected cross-talk is not detectable in the breadboard 
system. 
2.5. 1. 6 Spect-ral Response 
Speceral response data for the chips used in the 1728 detector (18-chip) 
array is shown in figure 3Z. The figure shows the mean spectral response 
of 96 detectors on one chip of the array and also the range of mean response 
for all of the chips. From the figure it is seen that the useful band extends 
from 0. 4 jm to greater than 1. 0 am and the spread of mean responses is 
minimal. At wavelengths less than 0. 8 rn, the peakcto-peak deviation is 
6 percent, and at wavelengths greater than 0. 8 m, the peak-to-peak devia­
tion is less than 1Z percent. It is important to note that these spectral varia­
tions are removed in subsequent image processing operations. 
2. 5. 1. 7 Temperature 
Although temperature testing was not a specific part of the initial program, 
the knowledge gained during the program indicated that temperature was a 
critical parameter for future array usage. In order to better understand the 
thermal effects on the data, a simple temperature test was run. 
The array was mounted-in a temperature chamber with the processor 
outside. A light source was placed in the chamber and all ports sealed. 
Two reference scans were made at 200C, a dark level and a light level, to 
obtain a mid-range output. The lamp voltage was measured to allow later 
repetition of the same light level. The array was again operated at 00 C at 
both the dark and same light level as set by the lamp voltage. A third dark 
level was run at 100 C. Each of the runs consisted of 576 samples with the 
samples averaged to reduce the noise uncertainty. Appendix F includes the 
listing of the average data for each element. 
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Figure 32. Spectral Response 
The average dark level of the data reduces significantly at 0°C. But, of 
more interest, it wvas determined that the element to element offsets re­
duced by a nominal factor of 4 between 20° C and 0° C. This effect reduces 
the dynamic range required of a system since the offset is a significant por­
tion of the typical signal level. It also reduces the temperature sensitivity 
of a system by making changes in offset a small fraction of a scene level. A 
composite plot of the dark level at 0'C and 20* C is given in Appendix F. 
Although the temperature test did not provide a rigorous proof of gain 
variation factorxs, it did show that the effect is small. A total change of less 
than percent40was indicated over the 20*C temperature range. 
2. 5. 1. 8 Inoperative Elements 
A goal of this program was to use detectors with no dead elements. With 
the 30 chips made available for the program, this goal has been nearly met 
with only one chip of the 576 element array having a dead element and none 
of the 1728 element array chips having dead elements prior to alignment. 
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Although the results of the program have shown the feasibility of producing 
linear array imaging systems, a perfect array was not achieved during the 
program. The 576 element array was fabricated with 1. 2 percent inoperative 
elements and a 17Z8 element array with 5. 5 percent was fabricated. These 
failures are attributed to handling and static discharge and a promising means 
of avoiding the problem in future systems is addressed in the fabrication im­
provement study discussed in paragraph 2.6. 
2. 	5. 2 Image Evaluation 
The previous sections have presented the quantitative results of the bread­
board linear array test program. This section presents the more subjective 
results of image evaluation. 
2. 	5. 2. 1 Gray Scale Reproduction 
An important requirement for a remote sensing system is its ability to 
faithfully reproduce scene gray levels. The results of scanning a non­
standard gray scale image show that the linear array technology is capable 
of meeting that requirement. 
The plot of figure 33 shows the results of scanning a multi-level gray 
scale. Full scale irradiance at-the detector (including a 90 percent lens 
efficiency) is 450 gJ/m 2 providing a typical mission scene range. At 100 
percent film transmission, the array output in counts would be Z55. The 
plotted data shows an excellent relative linearity of within 1 percent of full 
scale for a best fit straight line. It also shows that the array output faithfully 
reproduces the gray levels within 3.7 percent absolute. Figure 34 is a film 
reproduction of the gray scale image from the array. The film .3delity is 
shown by the gray scale at the right, showing maximum irradiance, dark, 
and three factors of 2 steps. 
2. 	5.2. 2 576-Detector Array Imagery 
Figure 35 shows four scenes made from the 576-detector array. The 
IFOV is 0. Z3 mrad with an irradiance of 0. 03 mW/cm 2 in the 0.5 to 0. 6 
Am band. 
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Figure 35. 576-Detector Array Imagery 
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2. 5.2. 3 1728-Detector Imagery 
Figure 36 is a 17Z8-detector image produced from the breadboard from 
an aerial transparency provided by the U. S. Geological Survey. The figure3is
a contact print made from the exposed film produced from an Optronics 
P-1500 Photowrite display system. The facsimile recorder has a LED 
source which is optically focused and modulated to form an image with 64 
gray levels and a square illumination spot size of 50 p m.3The image of figure 36 was produced from the 1728-detector, self-scanned 
3 photodetector linear array placed in the focal plane of the breadboard. The detector-to-detector spacing is 0.6 mil (15.6 gm) which results in an array 
a 
length of 1. 0368 inch. The scene radiance was 3.0 mW/cm 2-sr in the 0. 7­
* to 0. 8-Lrn spectral band. Using the breadboard lens at a focal length of 240 
mm results in an effective focal ratio of f/la. 8. The angular resolution3 under these conditions 
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I 
I 
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3 
is 62 microradians. 
Figure 36. 1728-Detector Image 
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Irradiance at the detectors for this image is 210 AJ/m 2 and for an experi­
mental noise equivalent irradiance (NEI) of 1. 4 ;J/m2 , a system signal-to- 3 
noise ratio of 150 was obtained. 
2. 5. 2.4 Image Artifacts 3 
One of the objectives of the breadboard program is to evaluate the per­
formance of photodiode linear arrays in the context of image artifacts. 3 
Figure 37 is a bar chart target image obtained from the 1728-detector array 
and several image artifacts are identified. The artifacts are: 3 
a. Nonoperating Elements
 
These are either seen as either black or white or white streaks and may 
 1 
be due to: 
(i) The detector does not respond to light. 
(2) The detector has a characteristic such as offset which is 
much different than the normal value. 3 
(3) The detector has a high offset (or low) such that only a portion 
of the illumination range is within the linear processor range. This artifact I 
is not likely to be observed on a bar target, but appears to be operating 
intermittently in a general scene. 5 
b. Wave Effects 
(1) In the across-scan direction, a waviness is seen which is due I 
to phasing between detector and the scene edge (see figure 38). 
(2) In the along-scan direction, both waviness and steps can be 3 
seen. This is due to both phasing between detector and scene edge and 
chip-to-chip alignment error. 
c. Leakage Lines at Chip Edges 
This is seen as a white line protruding into 
leakage at non-metallized chip edges. 
d. Tooth-Effect 
a dark area and is due to light U3
 
3
The tooth-effect as shown in the figure is not an artifact and is included to 
show the effect of a computer program error. This error shows the detector 
stagger effects. 
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e. Thermal Streaking 
This is due to the effect of the difference in temperature of detectors at 
calibration and when a real image is recorded. 
2.5.2.5 	 Thermal Streaking 
Tests performed on the breadboard system resulted in a phenomena which 
is referred to as thermal streaking. This phenomena is common to highly 
parallel processing systems where it is caused by changes in dark current 
as a result of temperature changes of the detector array. For example, 
a change of 10'C results in a 2:1 change in dark current (see Appendix F). 
Figure 39 shows two pictures, one with thermal streaking and one without. 
Full scale of these pictures is 211 ±J/rn and the streaking shown is 
equivalent to a 20C temperature change at an ambient of +20'C. The most 
-2predominant lines are equivalent to a 50 IJ/m error or 25 percent of the 
full scale scene. For an uncooled array (nominally 200C) maintained at 
+10C, thermal streaks of +2 percent of full scale would occur. If the array 
is cooled to 0°C and maintained to within ±20C, thermal streaks less than +1 
percent will occur. The results of this test strongly indicate that for 
operational applications, thermal control of detector arrays is 
desirable. 
2.6. ARRAY FABRICATION IMPROVEMENT STUDY 
2. 6. 1 Introduction 
In compliance with the Statement of Work, an array fabrication improve­
ment study was performed. The purpose of the study was to show the status 
of array fabrication, experience gained, and improved fabrication methods 
to achieve higher yield, reduced assembly and alignment time. 
The methods proposed and the eqaipment recommended also serve the 
purpose of advancing detector array fabrication from the development to a 
limited production stage, a transition necessary prior to entering into a 
flight program. 
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This scene includes lines attributed to a thermal 
streaking phenomena. The calibration curve used 
for data normalization and the scene data were 
taken at different times (and temperatures) in a 
laboratory without temperature control. Since the 
offset varies 5 percent/°C, the 10 percent change 
in level between the calibration and scene runs 
indicates a 20 C temperature difference, well within 
the temperature range encountered in the room. 
This scene was made with the calibration and scene 
data taken within ashort time interval; i.e., 15 minutes. 
With the short interval involved, the array temperature 
did not change significantly. This shows the data 
improvement which can be obtained by thermal 
control of the array. 
Figure 39. Example of Thermal Streaking 
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Since the beginning of the breadboard linear array program, three de­
tector arrays have been fabricated, two 576 diode arrays and one 17Z8 diode 
array. In the assembly of a detector array there are many stages in 
assembly; the most complex steps are the joining of the photodiode chip to 
the chip carrier, the assembly of the chip carrier assembly to the baseplate, 
and alignment of the photodiode chips in the desired geometric position. 
2. 	6. 2 Alignment Results 
As was expected, using manual methods of alignment resulted in some 
positional error in the arrays. Measurement results taken on the 6-chip 
(576-detector) array in the across-scan direction were: 
* 	 Average deviation from nominal position = 2. 3 pLm 
* Maximum deviation from nominal position = 5. 1 rm 
In the along-scan direction, or along the chip common axis, the measure­
ments were: 
* 	 Average deviation from nominal position = 2. 5 [im 
* 	 Maximum deviation from nominal position = 5. 1 pan 
From these test results, it is concluded that the maximum deviation from 
the reference (best fit) line is: 
* 	0. 28 (or 5. 1 prm/18. 0 lim) of the detector dimension in the
 
across-scan direction
 
* 	 0. 23 (or 5. 1 pnm/22 pim) of the detector dimension in the
 
along-scan direction
 
With the use of a measuring microscope, an imaginary reference line (best 
fit) was developed which minimized the -detector lateral excursion from the 
reference line. For the 6-chip array, the maximum lateral excursion was 
0. 	 2 mil (5. 1 Mm) and for the 18-chip array, the maximum lateral excursion 
was 	0.3 mil (7. 5 lm). These results are within the specification requirement. 
In terms of resolution elements, the results of breadboard programs 
indicate that a positional accuracy of about 1/4 resolution element has been 
achieved. Expressed in terms of the linear dimension of an array chip, 
the alignment error is less than 0. 3 percent of that dimension. 
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2. 	6. 3 Problem Areas 
When assembling and aligning chips in the detector arrays, two problems 
were observed. First, due to manual alignment and assembly, there is no 
mechanical control or assistance present during the movement of the chip 
into position. The operator must rely solely on manual dexterity. Occasion­
ally this will result in collision between the chip being aligned nd an adjacent 
assembled chip. This can result in a chip edge damage and possibly the loss 
of an end photodiode. 
The second problem arises during chip positioning or alignment when the 
chip carrier assembly is assembled to the baseplate. The fixing screws are 
lightly torqued so that further damped movement of the chip carrier assembly 
in relation to the baseplate is possible. It is at this stage that final align­
ment takes place and is implemented by very light taps at suitable points'on 
the chip carrier. Due to the several variables, including variations in sur­
face roughness at the baseplate and chip carrier interface, and slight varia­
tions in applied torque, overshoot and undershoot may occur during alignment. 
There is also the possibility that while positioning on the X and Y axis, the 
chip carrier may commence to turn about the Z-axis (optical axis). This 
adds complications and increases time required to complete the alignment. 
Therefore, techniques used on the breadboard were costly both in time 
and materials. To eliminate this condition for future applications, a study 
was performed to determine improved methods of assembly. 
2. 	6. 4 Study Objective 
The objective of the fabrication improvement study is to identify improved 
methods of array assembly intended to improve manufacturing efficiency 
and reduce cost. 
Improved manufacturing methods will not only result in efficiency and 
lower cost, but will also permit greater accuracy in chip alignment. There­
fore, it is reasonable to reduce the experimentally achieved deviation of 1/4 
resolution element to 1/10 resolution element. 
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Another important parameter is the chip Z-axis dimensional tolerance 
and is directly related to focus. For the breadboard, this adjustment was 
made manually during the process of cementing the chip to the chip carrier. 
This procedure resulted in lack of good control of chip face angle and' 
coincident chip-to-chip face position on the Z-axis. 
Figure 40 shows the relationship between depth of field and f/No. for the 
wavelength covered by the photodiode chips, assuming that the Rayleigh 
criterion is a reasonable design objective. For a candidate future sensor, 
an optical system with a focal ratio of f/4 is required. It is seen from the 
figure that the depth of focus for X = 0. 5 im will be :16 pm. Improved 
techniques will ensure placement of chip within this limit. 
2. 6. 5 Candidate Approaches 
The operator skill required to align photodiodes on the breadboard model 
detector arrays was of the highest order. It follows, therefore, that for 
future applications, the number of operators available to perform such a 
function will be minimal, and the skill required from the operator cannot be 
guaranteed to be continuous. The degree of skill will vary from day to day 
because of human factors. The higher the degree of skill required, the 
lower the chances of maintaining such skill at peak level. 
It is clear that in a flight program involving many arrays, it would be 
advantageous to find a way to reduce the necessity for highly skilled opera­
tions with attendant low yield high cost and prolonged assembly time. 
The type of equipment required to minimize manual skills must be of a 
kind which eliminates the necessity for direct contact between the operator's 
hands and the parts to be aligned. 
The approaches available generally fall into two categories. The first 
approach using micropositioners has certain disadvantages such as the 
greater possibility of involuntary overshoot while positioning and the 
possibility of mechanical crosstalk because of the need to control several 
axes from one source. All this can be avoided by using the second choice ­
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whereby each axis movement is controlled separately, thus eliminating the 
possibility of crosstalk. Direct axis movement would be implemented using 
micrometer controlled positioning. The latter ensures smooth, damped, 
predictable movement without overshoot. Thus, this latter approach has 
been selected as the preferred approach. 
Z. 6. 6 Preferred Approach 
The preferred micropositioner, including the microscope used for 
observation during positioning, is shown in figure 41 and comprises the 
following: 
a. Detector Array Fixture 
b. Goniometric Turntable, Phase Z 
c. Extension Plate 
d. Translation Stage, X-Axis 
e. Translation Stage, Y-Axis 
f. Laboratory, Z-Axis
 
g Baseplate
 
h. Device for Holding Chip Carrier during Assembly. 
Additional views of the micropositioner are shown in figures 4Z and 43. 
The entire equipment is mounted on the microscope stage plate. During 
assembly of the development arrays, a microscope with total magnification 
of Z5X was used for observation during assembly, and 10OX magnification 
for final alignment. Illumination during assembly is obtained from i source 
in the base of the microscope which provides a silhouette of the chip carrier 
as it approaches its optimum position in the detector array. In this way, 
an observed clearance can always be maintained while the carrier is moved 
into position, thus minimizing the possibility of chip edge damage. 
Before operating the micropositioner, the chip carrier will be placed and 
held on an electromagnet so that the center of chip will be aligned with-the 
axis of the turntable. By appropriate setting of'the various micrometer 
controls of the positioning equipment, the chip carrier assembly will be 
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Figure 41. Chip Carrier Assembly Micropositioner and Microscope 
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Figure 4Z. Chip Carrier Assembly Micropositioner (Top View) 
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Figure 43. Chip Carrier Assembly Micropositioner 
(Side View Showing Jack) 
elevated to the level of the detector array baseplate and then moved to and 
held in the desired position - at which time the chip carrier screws will be 
inserted and tightened. The process will be repeated until the whole array 
is finally assembled. Figure 44 shows an exploded view of the array 
assembly. Figure 45 is a view of the assembled chip carrier. 
There are indications that, in the future, greater detector positional 
accuracy will be required although not yet precisely specified. With this 
in mind, the micropositioning equipment chosen will have the capability of 
positioning chips within 1/10 of a resolution element. To achieve this 
result depends on the use of high sensitivity micrometers and the rigidity 
of structural members holding the positioning system together. 
Due to the variation in chip thickness, it was not possible in the bread­
board program to control chip surface height variation in the image'plane. 
However, a jig has been designed (see figure 46) which reduces the variation 
in height of the chip surface plane above the chip carrier mounting surface 
to an acceptable value. The jig is constructed in such a way to make it 
fully adjustable and capable of being set to a precise position by the use of 
gage blocks. 
In the sequence of chip-to-chip carrier assembly, the chip is placed face 
down in the bottom of the jig resting on a reference surface. The part of 
the chip in contact with this surface contains none of the circuitry or bonding 
pads associated with the electrical-optical configuration and, therefore, no 
damage to the active surface of the chip is anticipated. Physical contact is 
made only with the bare silicon chip which presents a standard reference 
contact for all chips. 
The insertion of the chip will be followed by the chip carrier with chip 
mounting surface facing down. The mounting surface contains a narrow slot 
into which is pressed a preformed epoxy film adhesive of suitable volume. 
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Figure 44. Exploded View of Array Assembly 
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Figure 45. Assembled Chip Carrier 
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Figure 46. Chip Carrier Assembly Jig 
With the chip, carrier in place, there will be a gap-between the chip carrier 
mounting surface and the chip carrier jig contact surface, The gap is caused 
by the thickness of the epoxy film now in contact with the underside of the 
chip. 
Upon application of heat to the jig of a temperature sufficient to cause the 
film epoxy to flow, and upon the application of a light pressure to the chip 
carrier base, the epoxy will flow and the gap will close. This will ensure 
that the distance between the active surface of the chip and the carrier 
mounting surface will be uniform on all chip carrier assemblies. Further 
application of heat will cause the epoxy to cure. All chip carrier mounting 
surfaces will be assembled to a common baseplate reference in the detector 
array. This will keep the Z-axis chip surface deviation to a minimum. 
There are many factors contributing to the quality of the final product. 
Reference has been made to suitable equipment to assist in accurate position­
ing of detectors. However, the operator must have the means to observe 
and check the accuracy of his operation. Not only.must the positioning of 
detectors be accurate, they must be seen to be accurat&. 
This brings to mind the problem of seeing. During the assembly of the 
development arrays, use was made of Leitz Simplex Microscope System, 
and the accuracy of observation of this system depends upon the operator's 
ability to achieve parallax focusing. Failure to do this causes an apparent 
shift of the filar line in relation to the object being measured. This occurs 
if the-eye is unconsciously moved off the optical center. This may happen 
after many observations and is lrobably due to eye fatigue. 
A system that will\eliminate subjective errors of this nature is the 
Tele-Microscope, a closed circuit television system. This comprises a 
Leitz microscope, and a video camera head and display. The camera head 
is fitted to the microscope tube and replaces visual observation by the eye 
through the normal microscope eyepiece. Unlike the human eye, the video 
91
 
head cannot move and parallax error is eliminated and thus improves overall 
fabrication accuracy. A further added advantage with the Tele-Microscope 
is the useful magnification up to 400X, and the electronically generated filar 
lines displayed. Together with an associated measurement computer and 
digital readout, measurements as small as 0. 1 pm can be made provided 
the edges of the photodiodes are sharply defined. Such a system will mean 
faster and more accurate measurements with only moderate operator skill 
requirements. 
A flow diagram of the entire fabrication procedure for potential use on 
a future flight program is shown in figure 47. 
2. 6. 7 Fabrication Study Summary 
The experiential learning gained from the breadboard program has been 
extraordinarily beneficial in many areas. The experience gained in the 
fabrication arrays has shown that it is totally feasible to fabricate long 
arrays. Although positional accuracies of about 1/4 resolution element 
were achieved, where 1/l0 is a suggested goal, the experience gained in 
this preliminary program strongly indicates that the latter positional 
accuracy can be achieved for future requirements. ­
2. 7 REAL-TIME OFFSET AND GAIN CORRECTION 
A modification extended the scope of this contract to fabricate, test, 
and evaluate a real-time offset and gain correction capability. Appendix J 
describes the recommended approach. The following paragraphs discuss the 
mechanization of the modification and the effects of real-time correction 
of the data. It is concluded that onboard real-time correction can be used 
to ensure that a low cost ground station is available to produce high quality 
imagery from a completely solid state remote sensing system. 
Z. 7. 1 System Impact 
Z. 7. 1. 1 Calibration 
A calibration means is required for any remote sensor from which accurate 
radiometric data is required. The nonuniformity of gain, linearity, and dark 
level between individual photoelements of an array increases the necessity 
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Figure 47. Detector Array Assembly Functional Flow Diagram 
for calibration. Of importance in this discussion is the understanding that, 
unlike most point detector systems, an array cannot and (with proper system 
design) need not calibrate on every line. Inclusion of a real-time processor 
does not change the necessity or the technique of calibration of the solid state 
array. What is accomplished by the use of the real-time processing is the 
increased flexibility of calibration. 
For on-board dark reference calibration, it is necessary for the remote 
sensor instrument to block the aperture by using a shutter for a dark level 
reference; also to provide a source of illumination such as a solar input or 
tungsten bulb as a gain reference. These inputs are scanned, thus providing 
the data for either ground or real-time processing. The difference occurs in 
the timeliness and sophistication of the calibration data usage. 
It is obvious that a ground facility can provide very sophisticated data 
processing by means of a large scale computer. With several calibration 
levels, equations can be computed to normalize the data, removing most 
nonlinearities and, thereby, providing very-accurate relative radiometric data. 
For many users, this (large computer) capability is required. However, with 
this type of capability, it is likely that data turnaround time will be slow and 
the facility costs will be high. It is also a necessity that calibration data be 
not only registered to a particular sensor, if stored on ground, but also time­
registered to the data being processed if multiple calibration cycles have been 
performed per data transmission cycle: 
The onboard processing in real-time will not provide the sophistication of 
the ground system, but it does provide an effective means to simplify the 
ground collection and film recording system. The application of calibration 
to the collected data is immediate because it was the last-obtained calibration 
data. This feature is of primary importance when related to thermal control, 
discussed in a later paragraph. There is no necessity to correlate the parti­
cular calibration sequence to the data. 
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The onboard processor does not preclude the use of the large ground proces­
sing facility where extreme accuracy is important. Several gray levels can be 
transmitted, and ground processing could provide the same results as is 
obtained without the real-time system. 
Multilevel versus two-level calibration is of interest with real-time pro­
cessing. Two levels - dark and one radiance level - are required to establish 
the basic dark and gain profile. After the two-level normalization, subsequent 
processing and transmission need not handle the larger signal dynamic range 
of data containing dark offset and gain errors. Figure 48 shows a typical 
array channel output, without real-time processing, indicating the dynamic 
range lost to gain and dark-level variations. It can be seen that removal of 
gain and offset will be a reduction of several significant digital bits (a factor of 
4 or more). Additional calibration levels will improve the data accuracy at 
the cost of a large increase in hardware. Each additional level would propor­
tionately increase the hardware while the data improvement would not be 
recognizable to a simple ground station. The maximum improvement would 
be to correct the 3 percent linearity (shown in an earlier paragraph) which is 
compatible with a 3Z gray level data range. Increasing the resolution to finer 
5 
than 3Z levels would not recognizably change the photographic reproduction 
and, therefore, would be of little value to users of primarily photographic 
imagery. 
In summary, calibration techniques are the same for real-time or ground 
processing. In addition, realtime processing does not limit the ability to 
include calibration levels for higher quality ground processing. Peal-time 
onboard processing permits the implementation of simplified ground proces­
sing and display. 
5
"Computer Eye - Handbook of Image Processing, " Spatial Data Systems,
 
Inc., 1975.
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Figure 48. Typical Channel Dynamic Range Usage with a Solid-State 
Line Array Imager 
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Z. 7. 1. Z Thermal Control 
Thermal drift is one of the more significant problems of the photodetector 
arrays. Real-time processing provides a means of greatly reducing the ther ­
mal effects which, in turn, would ease the onboard thermal control of the photo­
detector arrays. 
The greatest thermal effect is the change of dark level. Consistent with 
dark current thermal variations in silicon, the dark offset changes approxi­
mately by a factor of 2 for each 10C temperature change. If we consider 
that the offsets between elements can vary up to 600 J /rn 2 equivalent input 
(i. e., a scene at the subsolar point using f/4 optics and p = 0. Z) at 25'C, it
 
can be seen that even a very small temperature change causes a large signal
 
error. The direct approach to minimize this error is to lower the tempera­
ture and precisely control it. Simplification of the thermal control system
 
by widening the temperature tolerance can be achieved by real-time proces­
sing. 
At 00 C, a 10. 5C thermal drift would cause a peak to peak error equivalent 
2 
to 3.5 L-J/m irradiance, or about 1 percent of the irradiance from a typical 
scene at the subsolar point. For a system design requiring the drift error 
to be held below the general noise level, it would be necessary to either con­
trol the 00 C baseline temperature to within -0h. 10 C or else lower the baseline 
-to -30°C controlled to ±0.50 C, with a resultant error of TL/j/m 2 . A system 
:with real-time processing could allow a 0.2 0 G/min drift rate about the nominal 
2
0°C baseline, while maintaining the lJ/m maximum error, by performing 
-a dark reference at 30 sec intervals. The shutter mechanism causes some 
Idata loss (possibly a few milliseconds), and at least three scans are neces­
sary to ensure a good reference. Therefore, for a data loss of less than 
0. 1 percent (i. e., 200 m loss out of 200 km ground track at 900 km orbit 
altitude), tight thermal control can be avoided. 
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2. 7. 1. 3 Noise Impact 
-The imaging system with real-time processinghas several noise-related 
characteristics. Random niose creates errors in the offset and gain factors 
as they are read into memory, causing errors in the gray levels. A coherent 
gray level error is created during the normalization process. The results 
and possible solutions of the error sources are discussed in the following 
paragraphs.
 
Noise is always present and is contributed by both the detector and the 
data processor. . This noise is low level and random, and in high radiance 
scened it does not itself significantly degrade an image. The rms noise 
level of the breadboard image system is less than 1 percent of the maximum 
ir.radiance. The- g-reater -problem is- the--effect- of ni-ose -on the ral-tiTne 
processor. The present mechanization uses a single scan line for each 
calibration level. On the basis of that line, the real-time processor 
removes offset or applies a multiplication factor. Noise on that line, there­
fore, becomes a coherent error in the data, which creates streaks in the 
processed image. 
The first step of the processor is to remove the elemental offset by sub­
tracting the stored dark level from each data line. If we consider that the 
maximum error is only plus or minus one count, this does not seem to be 
a big problem. However, because of the way in which the logic is designed, 
there is a minimum multiplication factor of Z; this means that the minimum 
effective error is really plus or minus two counts at the imager system out­
put. From element to element, this represents a four-count possible differ­
ence. Figure 49 shows that a four-count coherent error is readily observable. 
Complicating the problem somewhat is the factor of three possible in the gain 
variations between elements. The lower gain elements will have a higher 
correction factor creating a greater error. 
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Figure 49. Observability of Count Errors 
Similar to the offset correction, noise can affect the gain factor selected. 
in the minimum correction situation, a plus or minus one count variation 
will change the gain factor - 1. 5 percent, or b3. 8 counts at full scale. This 
effect, unlike the offset error, is proportional to the input level. It, there­
fore, becomes more prominent at high levels and is effectively nonexistent 
at low levels. This effect also will become worse -with lower gain elements. 
The gain variation can be as much as 3:1, although the majority of elements 
do not exhibit that gain spread. A full scale error of b10 counts could exist 
for the plus or minus one count noise with the low gain elements. Thus, as in 
the case of noise in the stortd offset reference, it can be seen that small 
amounts of noise in the gain correction reference can also contribute signi­
ficant coherent, errors particularly at high irradiance levels. 
REPRODUCIBILITY OF THE 
r)-G-PL 
Another pehnomenon is created, not by the detector or thermal noise, 
but by the quantizing of the data. The original processing circuitry mechan­
ization quantized the data to eight bits (256 levels), and this range was not 
changed by the addition of the real-time processor. To simplify the arithme­
tic circuitry in the real-time processor, an assumption was made that at 
least 1Z8 counts of the detector array digital output would correspond to the 
offset signal at dark. This is a real condition at typical radiance levels of 
25 W/m 2-sr and room temperature operation and therefore is considered 
valid. This leaves a possible maximum signal dynamic range of seven bits 
(127 levels). A maximum radiance scene irradiating the highest gain detector 
element will, therefore have a dynamic range limited to 127 levels at the 
input to the real-time processor. As each detector qf the array has a unique 
gain with a total possible variation of a factor of 3, the lowest-gain detector 
element irradiated by the same maximum radiance scene will be quantized 
to 4Z levels and the highest-gain detector to 127 levels. Detectors at these 
limits will respond to radiance changes of 2. 4 percent (1/42), and 0. 8 percent 
(I/127), respectively, of a maximum radiance uniform scene. 
The real-time processor normalizes the response of each detector to a 
255 level maximum. Therefore, with a maximum radiance scene, both the 
high and low gain detector outputs will be 255 counts after the real-time , 
processor. The signal information has not been changed and, although the 
actual data word has a level equivalent to 0. 4 percent (1/255) radiance changes, 
the actual data will have only those values corresponding to the prenormalized 
percentage response (0.8 percent of 255 and 2. 4 percent of 255). 
Figure 50 shows the responses, for a short segment of the scene dynamic 
range, of the high and low gain elements after normalization. The high gain 
element changes only two counts per transition and will look continuous in a 
photograph, but the low gain element transitions in six count increments, 
which may be observable. Between the two elements shown, each gain 
condition (43 levels to 126 levels) also are possible. That means that for 
any radiant input an output spread can exist of up to six counts. This can 
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be seen by using an input near (but less than) the 1. 2 percent an element with 
43 level range would have transitioned to the first level (six counts at the 
output). While the 42 level element is still zero, the 1Z7 level element is at 
six counts. At radiant levels less than this the count spread will be lower 
until below 0.4 percent all elements will be zero count. 
A count spread exists for all radiant levels above 0.4 percent up to 100 
percent. The effect of this variation in counts will be most visible in nearly 
uniform scenes with small radiance differences. Its visual effects can be 
reduced by rounding off the data to the nearest level of the lowest gain ele­
ment.. Figure 51 shows scenes with and without roundoff. Since there is no 
apparent change in the'picture quality, it is concluded that the streaks are not 
caused by this phenomenon. It is more -likel-y that -they-a-re a result of noise 
in either the offset or gain reference values. 
To sunilarize the discussion of the impact of noise in a real-time correc­
tion system, it is seen that the effect of noise can be a significant factor in 
image degradation. It should be emphasized however, that it is possible to 
improve the data by averaging the calibration data over several scan lines. 
This could be easily performed either in real-time or in the ground station 
as dictated by the system requirements. This becomes a tradeoff between 
onboard weight and power versus transmission time, data storage, and ground 
station complexity for the added calibration function. 
-2. 7. 1. 4 Complexity Comparison Between Noncorrecting and Real-Time 
Correction 
An estimate of relative electronics complexity between noncorrecting 
and real-time correcting systems in terms of components count can be made. 
The comparison assumes that the sensor electronics will consist of modules 
interconnected to form arrays of the required number of resolution elements. 
Figure 52 is a block diagram of a typical four-band sensor using linear 
arrays. Each module will operate largely independently, providing the 
detectors andprocessing for a segment of the complete array. Some addi­
tional electronics, common to all the modules, for power distribution, 
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Figure 51. The Effect of Roundoff on Picture Quality 
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Figure 52. Simplified Block Diagram of the Real-Time Processor 
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--
synchronization, and multiplexing, complete the system. It is also assumed 
that the detector modules internally multiplex the data to four output busses. 
With integration times of 1. 5 msec to 2. 5 msec and allowing 8 [sec to 10 'sec 
per element per bus to -process data, a module containing 600-1Z00 elements 
is expected. 
For a module of 1200 elements with eight bit processing resolution, an 
estimate of complexity can be determined. It is estimated that processing 
circuitry for the module requires three circuit boards; real-time correction 
circuitry requires two boards; the common power supplies, and such requires 
an equivalent of five boards. With this estimate presented graphically on 
the stack chart of figure 53, several significant features are apparent. First, 
the circuitry that is common to the entire system becomes less significant 
as the system size increases, since its complexity is only slightly dependent 
on system size. Circuitry for the noncorrecting processing increases step­
wise with the addition of modules, but it is a weak function of the number of 
4 
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~NON-CO RRECTION ELECTRONICS 
S COMMON ELECTRONICS 
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Figure 53. Relative Electronics Complexity with Real-Time Processing 
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elements within the module. The large proportion of the real-time correction 
devoted to data storage for each element causes a stronger dependence on 
module size in addition to the step increase for additional modules. 
Figure 53 shows that, for a sensor containing from 3600 to 7200 elements 
(six modules), about one-third additional electronics complexity is required. 
This is a significant tradeoff to consider in configuring future space sensors. 
2. 7. 1. 5 Power Requirements Impact 
The power required to perform the correction processes is strongly 
dependent on the specific parameters of the system - in particular, the num­
ber of detectors, the sampling rate, and the quantization requirements. 
Nonetheless, the laboratory model built for this contract can provide some 
general insight into power consumption. The significant power drain falls 
into three functional areas: the memory used to store calibration data, the 
multiplier circuitry, and the shift registers used to compensate the staggered 
array geometry. 
The random access memories (RAM's) for offset and gain calibration 
data each store one word for each element of the array. For a nominal array 
length of 1000 elements, using eight bit quantization, 16, 000 bits of storage 
are required. The breadboard system uses CMOS chips consuming approxi­
rnately 35 mW per kilobit, or about 1/Z watt for a 1000 element system. 
Note that this power level for the CMOS RAMS is with a cycle rate of 100 
kHz. If a 500 kHz rate were required, a fivefold increase in power would 
result. If speeds reached the point where bipolar logic were needed, I/Z 
watt per kilobit would be a reasonable power budget. Silicon on sapphire6 
technology offers speeds comparable to TTL at power levels of a few 
microwatts per bit. This technology could provide very large power savings 
for larger systems. 
6 Silicon on sapphire as implied is a thin silicon layer on a sapphire substrate. 
The low sapphire dielectric constant keeps the capacitance low; hence, 
higher speeds are possible with the high impedance circuitry. Westinghouse 
is involved in RAM's and other devices using this technology. 
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The multiplier used in the breadboard uses 4 watts; producing a product 
in about 150 nsec. Although the power required is a substantial portion of 
the breadboard power budget, the circuit is not being used to its full capability 
in that system. For integration times of 2 msec, up to 10, 000 elements could 
be handled by one multiplier if redundancy is not a design factor. Thus, as 
the system increases in size, the multiplier power could become less signi­
ficant with a design maximizing its us.e. 
The shift registers used to delay data for geometric compensation of the 
staggered array must hold two lines of data for half the elements. For a 
1000 element array with eight bit quantization, 8000 bits are stored. The 
breadboard system uses MOS shift registers for this function, consuming 
about 0. 5 watt per kilobit. Although not so straightforward logically, RAM 
storage of the type used for gain and offset data could be used for this func­
tion with substantial power savings in larger systems. Whichever design is 
used, power for this function is strongly rate dependent. 
In summary, the following paragraphs discuss some of the main elements 
contributing to a system power budget for the real-time processor capability. 
Projecting a total power for such a system without clear requirements would 
be somewhat unrealistic because of the many interactive parameters in the 
power calculations. Data rates, reliability, and component state of the art 
are highly variable and can impact on circuitry power by orders of magnitude. 
2. 7. 2 Real-Time Processing Mechanization 
Real-time digital processing in earlier configuratiohs of the linear array 
system was limited to multiplexing and formatting the digitized array data. 
In these systems, a large scale computer (Univac 1108 or 110) operated on 
the recorded data to remove the element-to-element offset, normalize the 
element-to-element gain variations, and compensate for the spatial offset 
caused by the staggered layout of the detectors in the array. This paragraph 
describes the mechanization used to incorporate real-time processing hard­
ware into the original 576-element system. This system mechanization uses 
I07­
a two calibration point algorithm (dark and half scale). Figure 54 is a block 
diagram of the real-time processor function. 
Z. 7. 2. 1 System Operation 
2. 7. 2. 1. 1 Geometric Corrections. - The staggered layout of elements in 
the array requires that outputs from half the elements be delayed to produce 
a contiguous image. The delay is achieved using two eight-bit-wide delay 
lines inserted into the system between the A/D converter and the bus multi­
plexer. While the undelayed busses are input directly to the multiplexer, the 
busses to be delayed are input to 512 stage shift registers. The output is 
144 data words per line per bus; therefore, 288 stages of the shift registers 
are used to hold data for two lines. The system is mechanized to use only 
every 16th scan, so that the signals from the intervening 15 lines can be 
used as pseudo-data to fill the rest of the shift register, keeping the delayed 
data properly aligned with the undelayed data. 
2. 7. 2. 1. 2 Offset Correction. - Offset correction is the process of subtracting 
the dark output of each cell from its operating output. An eight-bit subtractor 
performs the arithmetic operation using operating data from the multiplexer 
and offset data stored in the offset RAM. The offset correction system is 
calibrated by covering the array to exclude any illumination and forcing the 
subtrahend of the subtractor to zero. One scan of data (minus zero) is then 
stored in the offset RAM. (The third scan is actually the one stored because 
before that time, the data from the delay lines is undetermined). On subse­
quent lines the data stored in the offset RAM is input to the subtrahend of the 
subtractor in synchronism with the operating data at the minuend. Thus, the 
subtractar output is the operating data with the offset removed. 
2. 7. 2. 1.3 Gain Correction. - Gain correction is the process of normalizing 
the gain variations of the detectors. Once the offset has been removed, the 
transfer function for the cells is approximately linear, so that a single multi­
plicative factor can be used. The digital components involved in the arithme­
tic operation are the gain RAM, calibration factor ROM, multiplier, and bit 
selector. 
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Figure 54. Arithmetic and Geometric Correction Block Diagram 
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To calibrate the system, the array is illuminated with one half of the 
maximum scene irradiance. A data point with the offset removed is stored 
in the gain RAM. As with the offset, the third line of data is stored. For 
each element, because the offset of up to one half of the dynamfc range is 
removed, the half of maximum irradiance will produce a maximum digital 
output that is 25 percent of the uncorrected maximum output for the highest 
gain element (I. e., 63 counts). Therefore a minimum overall system gain of 
2 is required in the real-time processor to make full' use of the dynamic range 
of the digital system. An element with the lowest gain correctable by the 
real-time processor will produce a digital output of only eight counts with 
the same input irradiance. 
The RAM data is used on a cell-by-cell basis for two purposes. First, 
it addresses the calibration factor ROM to select an appropriate multiplicative 
factor. Second, it controls the bit selector to select eight of the 16 bits output 
by the multiplier. This second function is equivalent to division and thus 
serves to extend the range of the multiplicative factors available. 
Table 9 lists the multiplicative -factors and divisors for each output. The 
multiplier and bit selector produce the eight-bit product of the offset cor­
rected data and the normalizing gain factor. The data at this point, corrected 
for offset, gain variations, and staggered array geometry is output to the 
recording system in the same format as for earlier configurations. 
2. 7. Z. 2 Arithmetic Mechanization 
2. 7. 2. 2. 1 Subtraction. - The subtractor is required to produce the difference 
between two eight-bit positive binary numbers for which the minuend is larger 
than or equal to the subtrahend- With-these restrictions on the inputs, an 
eight-bit adder can be used to produce an eight-bit binary difference by 
complementing the input (which becomes the subtrahend) and adding a one 
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TABLE 9
 
LINEAR ARRAY GAIN CORRECTION
 
Digitized 
Cell Cal ROM 
Output With Relative Cal 
Offset Removed Cell Gain Factor Divisor' 
0-7 0.125 - ­
8 0.125 127 8 

9 	 0.141 113 8 

10 	 0.156 102 8 

11 	 0.172 92 8 

12 	 0.188 85 8 

13 	 0.203 78 8 

14 	 0.219 73 8 

15 	 0.234 68 8 

16 0.250 127 16 

17 0266 120 16 

18 0.281 113 16 

19 0297 107 16 

20 0313 102 16 

21 0.328 97 16 

22 0344 92 16 

23 0359 88 16 

24 0375 85 16 

25 	 0.391 81 16 

26 	 0.406 78 16 

27 	 0.422 75 16 

28 0.438 73 16 

29 0453 70 16 

30 0469 68 16 

31 	 0.484 66 16 

32 	 0.500 127 32 

33 0.516 123 32 

34 	 0.531 120 32 

35 0547 116 32 

36 0,563 113 32 

37 0578 110 32 

38 	 0594 107 32 

39 	 0.609 104 32 

40 	 0.625 102 32 

41 	 0.641 99 32 

42 0.656 97 32 

43 0672 95 32 

44 0.688 92 32 

4S 0.703 9 32 

46 0.718 98 32 

47 0-734 87 32 

48 0750 85 32 

49 0766 83 32 

50 0,781 81 32 

51 	 0.797 80 32 

52 0.813 78 32 

53 	 0828 77 -32 

54 	 0.844 75 32 

55 	 0.859 74 32 

56 	 0.875 73 32 

57 	 0.891 71 32 

58 0.906 70 32 

69 0922 69 32 

60 0938 68 32 

61 0 953 67 32 

62 0 969 66 32 

63 . 0.984 65 32 

64-256 1 - 32 
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sat the least significant' bit through the carry in (creating a 2' complement 7 
negative number). The input adder, and output, are eight-bit with only 
positive outputs required. Therefore, the subtraction uses an imaginary 
ninth bit as the 2's complement sign bit. With the stated restrictions, the 
output sign bit is always positive and therefore the ninth bit can be ignored, 
permitting the use of the eight-bit adder. 
Z. 7. Z. 2. 2 Gain. - The central circuit in the gain normalization logic, is the 
multiplier. The multiplier used is intended to form a 16-bit Z's complement 
output from two eight-bit 2's complement inputs. A foreknowledge of the 
inputs allows the use of the Z' s complement device with true binary eight-bit 
inputs without the added complexity of 2's complement conversion. The 
product also will be in true binary. The assumptions, design limitations, and 
mechanization.are discussed in the following paragraph. 
As previously asserted in paragraph 2.7. 1. 3, the input signal dynamic 
range is seven-bits after offset removal. This seven-bit number is one of 
the multiplier inputs. Since the MSB of the eight-bit word is not used, it will 
always be zero, creating a word which signifies the same magnitude in either 
2's complement or true binary (.e. g. , 0101 is +5 in either Z's complement or 
true binary). 
A variable divisor is achieved with a bit selector to be described shortly. 
The bit selector enables the use of a seven-bit ROM factor without creating 
too large a quantization error for small multiplicative factors. The ROM 
factor is an input-to the multiplier as a-positive number (MSB bit 8 is 0). An 
assumption has been made that only an 8 to 1 gain variation will be corrected. 
Z's complement is a method of representing signed binary numbers in a con-. 
venient usable form.. A negative number representation is formed by sub­
tracting the absolute value of the binary number from zero with an imaginary 
MSB (most significant bit) for the borrow. The sign of a 2's complement 
binary code can be recognized as positive or negative by the most significant 
bit of the number (i. e., a zero indicates a positive number) More informa­
tion on this or other complementary number systems can be obtained from 
any good logic technique handbook or textbook. 
This is sufficient 'tomeet the 3 to 1 detector variation and 2ito 1 or more 
error in adjusting the reference illumination. 
Without the bit selector, the ROM factor range would need to be IZ7 (maxi­
mum from a seven-bit word) to 16. The quantization error at the low end 
would be one part in 16, or greater than 6 percent. With the bit selector, 
the minimum ROM factor is 64, giving a maximum quantization error of 
one part in 64, or 1.5 percent. The bit selector then changes divisors 
shifting the selected eight bits from the 16 bit multiplier output. The mini­
mum overall correction factor is 2, so the maximum divisor is 32 (i. e., 64 
32 = 2). For the maximum correction of approximately 16, the divisor is 
8 (127 8 = 15. 9). The intermediate divisor of 16 is also used to maintain 
continuity. 
An example of the gain correction function using the multiplier and bit 
selection is shown in figure 55. Table 9 presents the parameters associated 
with the gain correction factor for each possible detector gain. Note that, 
throughout the 8 to r coi-rection range, the maximum error contributed by 
the correction algorithm is I percent. 
2. 7. 2. 2. 3 Additional Processing by the Real-Time Correction Circuit. 
Elements with low gain (calibration cycle output less than 8) are considered 
nonfunctional. These elements are flagged in the data by forcing the output 
to a full scale count of 255. These elements then can-be recognized easily 
and smoothed by subsequent computer processing. 
For very low levels of illumination, noise may make the subtrahend for 
the subtractor exceed the minuend. This is incompatible with the data 
handling scheme, but it is circumvented by forcing the output to zero when 
the -"carryout" is a one, indicating a negative number. 
2. 7. 3 Test Results 
. The primary objective of the linear array imager is the generation of 
high quality imagery. Since all objective measurements of array parameters 
were made during the earlier phases of this program, most of this phase was 
devoted to producing and analyzing the imagery. -Figure 56 illustrates the results. 
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The bar targets, such as are shown in figure 56a, provide an objective view 
of the real-time processor operation. Note that there is no streaking due to 
offset and gain. Image artifacts are similar to those seen in figure 37, made 
previously by using a general purpose computer to perform the processing. 3 
The resolution is excellent with f (Nyquist sampling limit frequency) bars o 3easily detected, as well as the effects of element phasing relative to those 
bars. Two times f is the highest frequency bars, and it appears as a grayo 
area (between the lower and middle quarter of the picture). The geometric 
correction to remove the element stagger has been performed correctly, as 
shown by the clean line edges. An uncorrected scene would appear similar 
to the upper edge of the image (first two scan lines) as a distinct black and 
white comb effect. 
Figure 56b is the USAF 1951 standard resolution chart confirming the
 
results of the prior bar chart. This shows that bars up to group 2, target 
 3 
5, are readily discernible. Factoring in the optical magnification, that 
represents a frequency of 36.9 lp/rnm. The sampling frequency of the 3 
detector is 32.8 lp/mm. This indicates that the system MTF is very close 
of the theoretical value (see figure 30), being limited by the array itself. 3 
Some typical scenes were run as shown in figures 56c, 56d, and 56e. 
The scenes of parts c and d were of very low contrast; therefore figure 56c 3 
was enhanced by additional computer processing. As expected, the enhance­
ment of the scene also increased the streaking effects. Scenes d and e also 3 
show low level streaking as expected (see paragraph 2. 7. 1.3). As can be 
seen from figure 56d, the streaks are much more apparent in constant level 3 
type scenes. In figure 56e the streaking is not as obvious, but it can be seen 
in the fields and roadway. The wider discontinuities are not noise contributed 3 
streaks, but rather are nonworking detectors within the 576 element array 
that have been smoothed by the computer. It should be noted that, although 3 
these scenes used a 256 level input (eight-bit digital), the output could have 
been transmitted as 64 level (six-bit) data with no visible loss of information, 3 
as mentioned in paragraph 2. 7. 1. 1. 
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Z. 7.4 Conclusion on Real-Time Processing 
It can be seen from the images generated that real-time processing will 
provide high quality imagery. The advantage of this technique is that there 
is a significant reduction in ground data processing complexity. The dis­
advantage is that additional electronics complexity is required in potential 
spacecraft sensor applications. For future applications, the tradeoff be­
tween simplified ground data processing and more complex onboard pr.ocess­
ing must be given careful attention. 
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MT-F COMPARISON FOR IDEAL SYSTEM
 
Throughout the text, several MTF measurements have been presented. 
The data presented is for non-diffraction limited optical systems and square­
wave targets at f/4. 7 and £/12. 8. It is considered of interest to inclde (in 
this appendix) theoretical MTF for diffraction limited optics and theoretical 
detector response. Figure 57 compares the diffraction limited MTF (sine­
wave) of an f/4 and f/Z optical system. Figure 58 presents the ideal square­
wave response of the detector (along scan) and the system MTF for various 
lens parameters. The detector corner frequency relationship (on the nor­
malized frequency scale) is detector center spacing/detector linear dimen­
sion in direction of MTF. 
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BREADBOARD LINEAR ARRAY SCAN IMAGER NOISE PROGRAM
 
A computer program was written to process the linear array data and pro­
vide a rms noise output. The listing of the program is included in figure 59. 
This program collects 576 samples from each detector element at each 
of two input radiance levels. These.inputs are averaged to provide a gain 
measurement for each element. The rms deviation from the average is 
calculated for each element and referred to the input using the measured 
gain factor. A composite noise level is also determined. For the composite 
value, nonoperable elements are not included. 
An additional feature of the noise program is to generate the quantization 
noise uncertainty for each element. This value is also referred to input 
irradiance. 
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APPENDIX C
 
FAILURE ANALYSIS OF A WESTINGHOUSE PHOTODIODE
 
ARRAY INTEGRATED CIRCUIT
 
This appendix is a failure analysis report performed by the NASA 
96-element photodiode detector array.Goddard Space Flight Center on a 
Figure 60 is a copy of a Failure Analysis Report; figures 61 and 62 are 
micrographs. 
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GODDARD SPACE FLIGHT CENTER 
FAILURE ANALYSIS SECTION _F___IAT_ _ REPORT 
SE., N0.299
 
NOTE
 
THE INFORMATION CONTAINED HEREIN IS PRESENTED FOR GUIDANCE OF EMPLOYEES OF THE 
GODDARD SPACE FLIGHY'CEN'TER. IT MAY BE ALTERED. REVISED OR RESCINDED DUE TO 5 UM5 
SEQUENT DEVELOPMENTS OR ADDITIONAL TEST RESULTS THESE CHANCE. MAY BE COMMU-
NICATED INTERNALLY BY OTHER GODDARD PUBLICATIONS. 
NOTICE iS HEREBY GIVEN THAT THIS DOCUMENT IS DISTRIBUTED OUTSIDE OF GODDARD AS A 
COURTESY ONLY TO OTHER GOVERNMENT AGENCIES AND CONTRACTORS AND 15UNDERSTOOD 
TO BE ONLY ADVISORY IN NATURe. 
NEITHER THE UNITED STATES GOVERNMENT NOR ANY PERSON ACTING ON BEHALF OF THE 
UNITED STATES GOVERNMENT ASSUMES ANY LIABILIT RESULTING FROM THE USE OF THC IN 
ORMATION CON r'AIN4ED NERiN. 
TASK CIP (BREF) RJ C NAMED I 
Failure analysis of one Westinghouse ' -TIF2o-53-40 
Electric Corporation photodiode array R ,UESTED 
integrated circuit. Th1on C77.1) 
REPORTED ?IIEST)GATOR DATE MANHOURS THIS PERIOD AIN. ATSGN h 
- im__ 7/11/73
GROUP LEADER MANHOBRS TOTAL SUBMISSION DAT' 
DATE STA7TUSSUPERViSOR 
.- ,. [ ATALYGS o REPORT IN 
Rt. Grant IF~ ETNGAAYI PRISCSS 
A Westinghouse Electric Corporation custom photodiode 
array Integrated circuit (SO A14) failed during system tests 
of an SHT linear sensor circuit at Westinghouse lectric Corp., 
Baltimore, M1aryland. It was reported that the shift register 
stage 14 one of the two halves of the die had an output which 
remained in a constant "logic I" state. The integrated air­
cult was submitted to the GSFC Failure Analysis Laboratory for 
investigation.
 
The subject device (Figure 1) is a multilayer silicon,
 
monolithic integrated circuit. The center portion ol the die 
contains an array of 96 photodiode light sensors. This array 
is flanked on each side by an :SN electronic section which 
contains 24 shift register stages, 21 AlND gates, and 4&8 amnpli­
,fiers. (The dimensions of the die are l.47 millimeters C(m)
(58 mils) x 5.33 =m(210 mils)). There are three layers of 
aluminum contact metallization which are separated by insu­
lating oxide layers. The die surface is covered with a pro­
tective overlay. Gold ires are used for intereonnectina 
to the die metallization. 
[EVIEVED BY DATE REPORT ISSUED 
3,0.14 (1/71) PROJECT MANAGER-COPY NO. 5 
75-0298-VA-43
 
Figure 60. Failure Analysis Report (Sheet 1) 
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The submitted die, which was bonded to a gold sheet, 
was received mounted on a stainless steel block with non­
conductive epoxy. It was not housed within a package. There 
were no identification markings on the die. The intercon­
nection wires had ben severed, presumably when the devie 
was removed from the failed circuit. 
The submitted integrated circuit was manufactured by 
Westinghouse Electric Corporation, Advanced Technology Ltbo­
ratory, Baltimore, Maryland. The device was not screened or 
incoming tested. 
No functional electrical tests could be performed
because all the Interconnection wires had been severed. 
An examination of the die surface using an optical
microscope disclosed two anomalies In the failed half of the 
die: a severe scrape in a metallization stripe associated 
9
with the " shift" bonding pad and one dark region on the 
die surface where some of the metallization stripes appeared 
to be irregular.
 
PiA-to-pin electrical tests of both the good and failed
 
halves of the die surface were performed using a micromanip­
ulator in conjunction with a curve tracer. These tests showed 
that the B- power supply pin associated with the tailed half
of the die was open-eireuited. la other serious anomalies 
were detected. 
The die surface was-examined using a scanning- lectron 
microscope. It was observed that the scrape in the 144 shift" 
metallization stripe previously mentioned had nearly open-eir­
cuited this stripe. There were only small filaments of alu­
minum maintaining continuity (Figure "2a). hiLs scrape appeared
to have resulted during probing of the bonding pads by the 
manufacturer. 
The region of the irregular appearing metallization 
stripes noted earlier was examined more closely. This exam­
ination disclosed that several of the stripes had been smeared 
(appirently during manufacturing) and that two or the stripes 
were open-circuited. One of these stripes was common with 
round and the other was comon with the B- supply. In addi­
ion, there was a small portion of apparently melted aluminum 
PROJECT MANAGER-COPY NO. 5 
75-0298-VA-44 
Figure 60. Failure Analysis Report (Sheet 2) 
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at the site of the open-circuited metallizatlon stripes
 
(Figure 2b).
 
(The open circuit in the B- supply metallization 
isolated this pin from all the other pins and accounted for 
the pln-to-pin electrical test results. The open circuit in 
the ground metallization apparently isolated this pin from 
some, but not all of its normal connections. This explains 
why this pin vas not open-crculited during pin-to-pin tests.)
 
Electrical probing of the B metallization (beyond the 
point of the open circuit) disclosed that this metallization 
was short-circuited to several other points including ground. 
Because of the damae to the die, it was not possible to deter­
mine whether or not these short circuits contributed to or 
resulted from 	the failure.
 
Removal of the various metallization and insulating
oxide layers and additional SFX examinations did not reveal 
any further anomalies.
 
Conclusions
 
Although no functional tests could be performed in 
an attempt to reproduce the exact reported failure, the in­
vestigation of the submitted integrated circuit disclosed an 
anomaly which would explain why the failed half of the die 
would not function. The B" supply line was completely open­
circuited and the ground line was open-circuited from some of 
its normal connections. Based upon the melted aluminum 
detected at the site of these open circuits, it is concluded 
that the damage resulted from an electrical stress. However, 
it should be noted that these open-circuited stripes had been 
smeared initially during manufacturing. It is possible that 
this saearing either reduced the cross-sectional area (and 
consequently, the current handling capability) of the metal­
lization or damaged the underlying insulating oxide between 
metallization layers (permitting a short clrcuit between 
metallization layers to occur). These factors may have per­
mitted the failure to occur under normal electrical conditions. 
The scrape detected in the " shift" metallization 
stripe is considered to be a serious reliability hazard. This 
damage can result in an open circuit or a short circuit be­
tween metallization layers and cause a catastrophic failure. 
PROJECT MANAGER -COPY NO. 5 
75-0298-VA-45 
Figure 60. 	 Failure Analysis Report (Sheet 3) 
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Figure 60. Failure Analysis Report (Sheet 4) 
131 
PHOTODIODE ARRAY 
fS 
AMPLIFIER/GATE 
SECTIONS 
SHIFT REGISTER 
C 
FAILURE SITE. 
LOWERI 
SCRAPE IN -
METALLIZATION 
GROUND(SEE FIGURE C-3, 
UPPER) 
4 SHI FT B- 75-0298-PA-47 
Failed Half of Silicon Die of Submitted WestinghouseFigure 61. 
Integrated Circuit - 65 X Magnification 
13Z 
REPRODUCIBMM OF THE 
ORIGINAL PAGE IS POOR 
CONNECTING 
FILAMENT 
3 ALUMINUM METALLIZATION 
SCRAPE IN"0 4 SHIFr METALLIZATION STRIPE. 1200X 
UOPEN-CIRCUITEDGROUND
 
METALLIZATION 
ISTRIPE 
(TOP LAYER 
METALLIZATION)SMEAR - t-
SMEAR 
MELTED
 
.	 OPEN-CIRCUITED 
B-METALLIZATION 
STRIPE 
(MIDDLE LAYER 
METALLIZATION) 
FAILURE SITE 80OX 	 75-0298-PA-48 
Figure 62. Scanning Electron Micrographs of Anomalies Detected 
in Submitted Device 
133, 	 gVRODUCIBLTY OF THE 
OWIA PAGE ISPO()B 
APPENDIX D 
WESTDZGHOUSE 	 FAILURE ANALYSIS REPORT ON FOUR PHOTODIODESLINEAR ARRAY CHIPS (NAS 5-21806) 
U MICROANALYSIS REPORT #451 February 7, 1957 
SUBJECT: 	 The Westinghouse Failure Analysis Laboratory was authorized 
to perform a failure analysis of four 96-detector element pho­
todiode linear arrays. The chips were removed from the 18­
chip array developed under NASA contract NAS 5-21806, 
Breadboard Linear Array Scan Imager. The purpose of the 
failure analysis was to determine the probable nature of 
failures which occurred during system level testing. 
PROBLEM[: 	 Four (4) photodiode chips were submitted for failure analysis 
with the following comments: 
Chip 5 (229-9-68) 
Alpha side - phase B shorted to GND since initial turn on 
Beta side - Bus C shorted to GND after 2 to 3 months 
of operation 
Chip 9 (262-7-35) 
Beta side - Bus B shorted to GND since initial turn on 
Chip 10 (237-9B-38) 
Beta side - VR shorted to GND since initial turn on 
Chip 14 (26Z-4-6) 
Alpha side - Bus A shorted to GND since initial turn on 
Preceding page blank 
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3RESULTS 	OF ANALYSIS 3The procedure used in this analysis was to mount the chips in 40 pin dual-
in-line packages (for ease in handling), verify the shorts electrically, and 
trace the shorted bus lines to intersections with GND areas to search for 5 
possible physical damage. 
Chip 5 - No shorts to GND were found on either side of this chip. I
 
Figures 63 and 64 show scratches in the third metal shield.
 
Chip 9 - No shorts to GND were found on the beta side. On the alpha 3
 
side phase B, B-, and bus B were all shorted to GND. Figure 
65 shows phase B, B-, and GND along with smeared metal from 5 
Pad B- intersecting all three (3) lines. (GND is third metal,
 
B- and phase B are second metal lines.) Figure 66 shows a 
 5 
scratch in 	 the third metal GND shield over the second metal 
bus B line. Figure 67 shows scratches in the third metal 
shield on the beta side (one scratch is over the second metal 
bus B line). 3 
Chip 10-	 The V R line was found shorted to GND on the beta side. Figures 
68 and 69 show scratches in the third metal GND shield over the I 
second metal VR line. 
Chip 14-	 Output bus A was found shorted to GND on the alpha side. 5 
Figure 70 shows scratches in the third metal GND shield over 
the second metal bus A line. 
CONCLUSIONS 
The shorts found on chips 9, 10, and 14 were low resistance shorts U 
(10 ohms). Based on previous work with chips of this type, these shorts 
were probably caused by physical damage which breaks through the layer of U 
glass separating third and second metal. Shorting of these metal layers 
usually results. The B- and phase B shorts to GND were probably caused 
by physical damage at the time of bond removal, as suggested by figure 66. £ 
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Figure 63. Scratches in the Third Metal Shield 
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Figure 66. This Photo Shows a Scratch in the Third Metal GND Shield 
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Figure 67. This Photo Shows Scratches in the Third Metal Shield 
on the Beta Side 
75-029"-PA 
Figure 68. This 	Photo Shows Scratches in the Third Metal GND Shield 
Over the Second Metal V R Line 
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Figure 69. Shows Scratch in Third Metal GND Shield
 
Over the Second Metal V R Line
 
8,A 75-028-PA-56 
Figure 70. 	 Shows Scratches in the Third Metal GND Shield 
Over the Second Metal Bus A Line 
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The information received with chip 9 may have been mislabeled since the 
bus B short was found on the alpha side. Although no electrical shorts were 
found on chip 5, scratches were found on the third metal shield. Heating 
these chips during the mounting process may have caused previously shorted 
intraconnects to open. 
Although laser debris can be seen (by a skilled observer) in several pho­
tographs, the debris is not considered a source of scratches. 
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APPENDIX E 
COMPUTER PROCESSI-NG OF PHOTODIODE 
LINEAR ARRAY DATA 
This appendix describes the use of the computer in processing image data 
on the breadboard program. 
The computer has two primary functions in this program - reordering 
of the staggered geometry and normalizing the data. During the data manipula­
tion, other capabilities of the computer were also used for image cosmetics 
and data analysis. Although the listing in figure 71 is lengthy, the actual 
function is not complex as can be seen with the simplified flow diagram in 
figure 72. The following paragraphs provide a more informative description 
of the computer functions. 
The first information entered into the computer is the calibration data.
 
These are array outputs for each element at five predetermined radiance
 
levels. A total of 576 samples are run for each element at each level. The 
computer averages these samples and stores the results for use in normaliz­
ing the picture data. While reading the tape data, the computer also smooths 
malfunctioning elements by averaging between the two adjacent elements. 
The next step is for the computer to read and store the image data. 
During the reading of this data, the malfunctioning elements are also removed 
by adjacent element averaging. Two 576 element data lines are read into the 
computer per tape access. The even numbered elements are stored for one 
tape access interval and then placed into the storage array with the data 
from the odd numbered elements read during the next interval forming a 
576-element line. This removes the two pixel delay (across scan) inherent 
Preceding page blank 
143 
in the staggered photodiode array. The elemental data values are compared 
to the calibration data and, by interpolation between the nearest higher and 
lower calibration values, normalized to a range of 0 to Z55. A total of 
1, 728 lines of normalized data from each 6-chip section are accumulated in 
a drum storage area until the scene data from ail three sections have been 
read. 
The final step of a scene data process is to retrieve the data from the 
drum to form a single 1, 728-element data line. Values equivalent to each 
of the five calibration levels are added to the data lines. This data is 
recorded on a magnetic tape for playback on a film recorder. 
Another benefit obtained from the computer usage was the obtaining of 
noise calculations. The same scene software was used except the scene 
processing was removed and an rms routine inserted. The rms deviation 
from the average level was calculated using- 557 samples. This rms value 
was normalized to the 0 to 255 range for easy comparison to the signal levels. 
An rms value was then printed for each of the 1, 728 elements. 
The computer was also used to obtain a comparison of temperature data. 
This was a simple plotting routine using the peripheral plotter. Room 
temperature and 0°C plots were made of the dark level for the 6-chip array. 
The effects of temperature become readily apparent with the plotted data. 
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APPENDIX F 
DETECTOR TEMPERATURE TEST RESULTS 
The data shown plotted in figure 73 is the measured dark level at +22°'C
 
and 00 C using five bilinear staggered chips. Only the chip temperature was
 
varied. Each data point is the average of 576 samples. The channel gain is
 
2.3 digital counts/mW/rn2 . The plots show that at 0 C, a significant ( factor 
.of 	 4) reduction of the peak-to-peak difference in elemental offsets occurs. 
This means that less of the dynamic range needs to be reserved for trans­
mitting offsets. It also redtices the temperature sensitivity allowing coarser 
temperature control requirements. 
Preceding page blank 
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APPENDIX G
 
TEMPORAL TEST
 
A rigorous test for temporal stability has not been performed, therefore 
no conclusion about time related drifts can be made. However, measure­
ments of offset in the room ambient environment were conducted over a 
3-month period during which the baseplate temperature was monitored. 
Some of these results are plotted in figures 74 through 78. 
Figure 74 data was taken over a period of 35 minutes with an initial 
measurement made, one at 20 minutes and one at 35 minutes. Although 
during this period the level changed, it was accompanied by a temperature 
change of 2. 2 ° C. The magnitude and polarity of the change are consistent 
only 6 iJ/m 2 
with the change in temperature. The average change is 
equivalent input which indicates that, if a short term temporal change 
occurred, its magnitude is very low and undetectable with the 1. 4 IiJ/m 
NEI. 
A longer temporal run three runs over a Z-month period is shown in 
figures 75 through 78. These again show variations attributable to the 
ambient temperature differences with little change in the general level. 
There is again no evidence of a temporal drift. 
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APPENDIX H 
EIGHTEEN CHIP ARRAY DETECTOR TEST DATA 
This appendix contains actual test data for a 96-element photodetector 
array chip. This performance data is typical of the chips used to fabricate 
the eighteen-chip array. 
Included herein are six ,data tables which are-
Table 10 Summary Tables 
Table 11 Response Minus Dark Current 
Table 12 Quantizing Interval 
Table 13 RMS Deviation 
Table 14 Noise 
Table 15 Linearity 
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TABLE 10
 
SUIMMNIARY
 
cPES ELNCTION TEST DATA TAELES 
C IF: TYPE 808 LbT 16E WAFEP A CHIP 3 RUN 24 
SIAS: Hl 2b5, ?2 251* V3 201 P4 2971 1024 SAFPLES PER ELEPENT 2 A DUAL FUNCTION ITt.ONSEC 
COMMENTS: 20.530 32.260 19.S40 32,84 
HEAILR A. 2 FEATER B. 1 
" ZT.4AO0SFC
 
EXPOSURE LEVELS I'ICFe eLLES/SG. METER) I M 
.0 48.5 144,7 236,t 364's E7915 5435s 1419.2 
ILE 
e1 22.54 4.P6 12E.6 EC52 30.92 E[,61 7E5A 76.42 
kE 20.03 I,.28 IE.76 2C.7 31,37 71-C2 76,58 
E2 21.CC 4.78 1.Sl 22.67 34,17 54.96 76.11 77,42 
E4 20.94 4.93 t4.57 2s.71 3E.81 5E.51 78.16 79.16 
FEEFeSF MINUS DARK IPrRCENT FLLL SCALE) 

CLANT12utG INTERVAL qicReLLEE PER SIT) 
E1 2.12 1.13 1-13 1.13 1.12 v.22 1.82 
EE 1-13 1.1E 1.12 1.12- 1.1E j.34 1.94 
E2 ,99 1,2c 1.C2 iC2 1.C4 l.fE 1.91 
4p96 .52 .57 .97 .57 I.1o 1.78
 
FtE rEVIATITO (PERCEII FLLL ECALE) 
E; - .13 .l3 'IE .15 .5 .14 .Ca .00
 
F3 .12 .13 ,14 ,13 .14 .16 .C1 .00
 
b4 .14 11 .15 .15 .14 .16 -CC .00
 
eISE IICROJULES PER 60. PEJE;)
 
EXPOSURE LEVELS IP1CF8beLLES/EQ. PETER)
 
24,2 96,6 1Et,3 25E54 386,4 
 ?41.4 1181,2
 
L1 1.47 1,10 Lo4; 1.53 1,1)1 1.13 1.73
 
E2 1.52 1-o3 1.74 1.72 1.69 I.t3 -24
 
F- 1.27 Iil 1,41 I-3s 1,52 E,61 .ce
 
54 1.36 144 2.45 1.42 i'44 1.qE .cc 
LIIEtglY (AUSLLUTE II'ITS) * EEflEE LEVELS 2 AND 3 
*1 .9863
 
E2 - .9997
 
El .9756
 
e4 19897 74-0494-V.2
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TABLE 11
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Ils 114 LlI III Ful r 
FIFFI 35. 
IF
F :ll60 
is I11:19 
,2:F. 
1,11 
I Io1:7 
3 
FC-55 
. 
F 
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32:2.6 
EC.;: 
c!Ezs 
EF 
71 
7'.; 
:.E.7 
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;; 
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1 C 
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F:: j 
2'. 2,2 
11 
3"46
.63 -
12:11 
4!.!' 
- C 
15:11 
7!.It 
IF 1 
7 1:11 
107J..6 
.ic 2I.sl 3 15:5 11 
1 .77 
11.71 
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-50 
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i.i.31:75 
3 5 
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S 21,11 02 2::' 4'.S' F 
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.I, I~. ::I! 7!:.E 7! 
?Z-99 .bg IF311 1;..; 7 :.3 
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21 
27IF 
21:92 
2 .00.8 
2 2s 
,,.3 
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N 11I 
I--gs1 
' N 
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32.1b 
IF." 
13.Il 
:-27 
:-C 
-1, 
2 
1.7t 
F.'s 
7F.Fc 
77'1:'2 
11 .,1 
'4:1. 
. s .3F ;!.IF 3..IF Et'-2 11.1. 71.1. 
t! 
2..21 
32.:CIS 
'o.., 
25::o 
..Is 
- .':1'-
." 
9 
1;.17 
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1: 7 
-:!7 
2 "1! 
F EE 
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34: QQ 
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31"' C2 
3 
5' 
F5 
'F; 
'SC 
3; 
7,t!::' 
. 
I" ;! 
FE-A 
51-1. 
71 1:6 :s 
71: .I 
is c Is IF I .ss F.c, 
1::11 7 :30 
7:1 :6320 
N. 2. 41.1 l..C; F-.1; 
1"S 
za 111.31 74 11.
is 2 : 3. 1:7,7 C ;7 
3 a 
1.1 
-7C F.j' 
;.S:' 
71.0 
i. 1 -it 5.39 7 PE.-C 72.1 
4.69 14.17 2 34.80 !,.is li. l '$.;I 
s: 3C.3 1.19 1..1? V.17 71.3c 11.30 
19.2F .:25 2 
is IV7 ..0 12-15 22:,11 
33.11 !..1. 17.11 1 7.1 
4ic 
Fz I'. 3-5 
2 11.13 ..71 IS.Ft 2:.S' 3..IF 11.15 
Poo 3 ..4F -. 1- 3-118 -E-'- 17-e 1 -FF 
2.- - I..:, F-16 3;. . ;"Ci F-:l 7100 
:b 
41 
2C-23 
5 
t.ag 2;,,, 3;,,. il.15 17.11 
":IF 
77:Zl 
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sl-Il 1.11 1..11 ..2; 311s' S:C' IF-Il I. 
;Z .." I.." 22.F7 11.1. ll.eI :I, 
lz 
IF 
21:7s 5:Is 
l 2 
F.16 -i 17-" '7 11,
' : 
cIt 
IF 
1. 
20 :72 
N . 
2 -FF 
.1.13 
3:01 
7, 
:'ll 
..71 
1':1' 
- 7I"C' 
-I..li 
2!: : 
2
'::I
'.4; 
31.15 
35.09 
'::'.5 
;I-7C 
!;.2E 
' ":'C 
71-1 
7E.Cl 
":'i7 
7.-.­
78.1 
':lI 
I 
t 
F lI.IF0,1. 
E... 
.ll 
F.3. 
I..SF 
IE.l 
;:.,! 
te Il 
'..53. 
33..71 
4t 
5Z1 
7 ;t 
71:1IF j 77 11.2:. 
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TABLE 12
 
,QUAINTIZING RT~ERVAL
 
)FEE0 '0 'Ol 03 c 350 17.- 3 .1 1043.2 
1 3017 .06 1.27 1.369" 7 00 
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3.0302 
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00 
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733c 
.05l 
3*03 .05 
1 1700 
3.0.0.0910"0,'t 
1.00 
3.0 
I*0 
1.130. 7 
1. 
0.00 
8.00 
1.00 0 
1c1,093  
3t1 
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IE 
3.30 
0.00 
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05 
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0.0C:'0 C11.0'05 
00 1.f 20 0.03 
0.6 
3.76 
I.07 
3.06 
1.01 
3.00 
1.70 
.3 
3.73 
1; 
06:.0. 
3.13 
0.05 
0.03 
1.6s 
3'00 
0.08 
0.07 
3.0 
0.07 
0.00 
3t.06 
0.7 
0.7' 
EF6- 1.00 .7 0.00 0.07 5 o. .! o3 
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30 
33 
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.13 c1 
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The relative spectral response' of this instrument was determined by- com­
parison to an EPPLEY thermopile equipped with a window-of kmown spectral trans­
mittance. A 250 mm monochromator with a 20 nm bandpasi was used to provide the­
monochromatic radiatior. 
The absolute response was measured at 632.8 nm using a helium-neon laser 
as the source. - The radiation field was 3.0 cm in diameter and was produced 
with a spatial filter and lenses. The calibration factor was found to be 96%. 
The uncerEainties in the measurement arise from'the repeatability of the 
test instrument, s~ray light in the monochromator and non-uniformity in the 
radiation field. 
Uncertainty of the relative response is estimated to be within n 2.0%with 
the absolute response estimated to be + 5.0%. 
The relative response normalized to 632.8 rim with a calibration factor of
 
96% is tabulated in Table 1.
 
For the Manager 
CarrollG. Hughes, 

Senior Engineer
Test No: 75020606 

Date: 11 February, 1975
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TABLE 16
 
"LATIVE SPECTRAL RESPONSE AT SELECTED WAVELENGTHS,
 
NORMALIZED TO 632. 8 nmni 
Wavelength Relative Spectral 
(rn-i) Response 
500 0.80 
600 0.93
 
632.8 1.00 
700 1.01 
800 1.00 
9oo 0096 
1000 0.99
 
1100 1.00
 
1200 1.08
 
Test No: 75020606
 
Date: -11 February 1975
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APPENDIX J 
STUDY TO DETERMINE THE RECOMMENDED APPROACH FOR 
DARK LEVEL AND PESPONSIVITY CORRECTION 
This study was performed to determine the preferred technique for a 
real-time dark level and responsivity correction design to be incorporated 
in-the solid state linear array processor. It is concluded that an all-digital 
approach with CMOS memory is preferred. 
J. 1 INTRODUCTION 
Modification 9 of NAS 5-21806 (Breadboard Linear Array Scan Imager 
Program) calls for fabricating a real-time offset and gain correction capability. 
Prior to the actual fabrication, the contractor is required to perform a study 
to determine, the recommended approach (item 14 A-i). Approval of the 
recommended approach is -required by the Technical Officer before fabrication 
is to begin. This appendix provides results of the study and identifies the 
recommended approach. 
J. 2 REQUIREMENTS 
In the present breadboard linear array scan imager, the input data to the 
processor consists of 576 data samples, each with a unique dark level (zero 
illumination offset) and responsivity. Data is processed by four parallel 
channels for four simultaneous data samples and 144 steps per line. The 
initial procesi ng is analog to the point where a sufficient signal level is 
obtained for A/D conversion. Thereafter it is digitally processed,, including. 
the multiplexing into a single sequential data stream. 
To include the dark level and responsivity correction function requires 
that the breadboard by modified to: 
a. Store calibration information for 576 data elements 
b. Perform the arithmfetic correction using the stored information. 
171 
The first requirement is readily resolved. Experience has shown that 
it is awkward and not practical to store this much data using analog storage. 
The information must be stored digitally. The problem then becomes selection 
of the best storage technique. The most likely candidate for digital storage is 
CMOS memories. Although weight, volume, and power are not limitations in 
the breadboard system, it is important to consider them in anticipation of flight 
applications. Memories such as plated wire are relatively heavy, and 
alternative TTL solid state devices consume large amounts of power. CMOS 
provides a gpod compromise of very lower power, low weight, and low volume. 
Commercial CMOS memories are available "off the shelf" and are being applied 
on space programs. They are also available in chip form for high density 
packaging; however, for the breadboard, commerical packaging will be used. 
The second problem, that of arithmetic correction, is more complex. 
Again, the tradeoff is between analog and digital operations. In this case 
however, the selection is not as straightforward as for data storage. 
The arithmetic correction involves removal of the offset component (dark 
level) of each element and application of a scale factor (gain correction). 
For simplicity, it is preferable to remove the offset prior to applying the 
scale factor. The memory stores the offset factor and scale factor for each 
element. 
Removing the offset can be accomplished via either an analog or digital 
approach. The analog approach is to convert the stored data to an analog 
signal, which is fed into an operational amplifier summing point. The feed­
back signal is made equal and, of opposite polarity to the offset signal. This 
is essentially a dc restoration loop, causing the analog channel output to be 
zero volts at dark input. The digital approach is to subtract the stored value 
from the data; zero output then does not occur until after the digital subtractor. 
Examining the advantages and disadvantages of each approach indicates 
that the primary advantage of the analog approach is the removal of offsets 
prior to A/D conversion. This extends the possible dynamic range and 
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reduces the required range of the A/D. The analog disadvantage is the high 
noise injection probability. Every attempt has bee-n made to minimize system 
noise and it is not technically desirable to increase the noise. For both -
approaches the information is in digital form and no further signal degradation 
occurs if the remaining process is digital. Therefore, digital offset removal 
is the recommended approach. 
For responsivity correction, several analog and digital techniques are 
possible. The analog methods are to use 
a. Switched resistors as dividers or amplifier feedback 
b. A variable resistance FET with a control circuit 
c. The nonlinear characteristics of a device such as a diode with gain 
controlled by the bias current. 
Of these three analog approaches, the preferred method is to use switched 
resistors for simplicity and linearity. However, the same limitations exist 
for responsivity correction as applied to offset removal. A switching ciicuit 
is an even more undesirable addition to the analog channel. The best approaches 
are a digital lookup table or-a multiplier. At this time, the multiplier is the 
preferred choice -since less memory and simpler processing is involved. 
Off-the-shelf LSI multipliers are readily available. The recommended 
approach therefore, is the use of a digital LSI multiplier. 
J.3 CONCLUSIONS AND RECOMMENDATIONS 
It is concluded that, because of noise considerations, a digital correction 
technique is preferable to an analog one. The factor of 2 to 4 in dynamic 
range (two bits digital) that an analog system saves is not a major considera­
tion. An important point is that fewer more complex components are 
required for the digital processes, and much historical data is available 
on TTL. The all-digital approach is also considered more reliable than the 
analog approach because of the vast store of user data available on digital 
devices. Although CMOS memories a-re still relatively new, considerable 
emphasis is not being .applied and will continue to be applied to this technique 
for spaceflight applications. It is, therefore, recommended that an all-digital 
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approach be.used to implement dark level and responsivity correction for 
the breadboard linear array scan imager. 
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